Home
last modified time | relevance | path

Searched refs:NV50_2D (Results 1 – 7 of 7) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/nouveau/nv50/
Dnv50_transfer.c95 BEGIN_NV04(push, NV50_2D(SRC_FORMAT), 5); in nv50_2d_transfer_rect()
101 BEGIN_NV04(push, NV50_2D(SRC_WIDTH), 4); in nv50_2d_transfer_rect()
107 BEGIN_NV04(push, NV50_2D(SRC_FORMAT), 2); in nv50_2d_transfer_rect()
110 BEGIN_NV04(push, NV50_2D(SRC_PITCH), 5); in nv50_2d_transfer_rect()
119 BEGIN_NV04(push, NV50_2D(DST_FORMAT), 5); in nv50_2d_transfer_rect()
125 BEGIN_NV04(push, NV50_2D(DST_WIDTH), 4); in nv50_2d_transfer_rect()
131 BEGIN_NV04(push, NV50_2D(DST_FORMAT), 2); in nv50_2d_transfer_rect()
134 BEGIN_NV04(push, NV50_2D(DST_PITCH), 5); in nv50_2d_transfer_rect()
142 BEGIN_NV04(push, NV50_2D(BLIT_CONTROL), 1); in nv50_2d_transfer_rect()
144 BEGIN_NV04(push, NV50_2D(BLIT_DST_X), 4); in nv50_2d_transfer_rect()
[all …]
Dnv50_surface.c174 BEGIN_NV04(push, NV50_2D(BLIT_CONTROL), 1); in nv50_2d_texture_do_copy()
176 BEGIN_NV04(push, NV50_2D(BLIT_DST_X), 4); in nv50_2d_texture_do_copy()
181 BEGIN_NV04(push, NV50_2D(BLIT_DU_DX_FRACT), 4); in nv50_2d_texture_do_copy()
186 BEGIN_NV04(push, NV50_2D(BLIT_SRC_X_FRACT), 4); in nv50_2d_texture_do_copy()
660 BEGIN_NV04(push, NV50_2D(DST_FORMAT), 2); in nv50_clear_buffer_push()
663 BEGIN_NV04(push, NV50_2D(DST_PITCH), 5); in nv50_clear_buffer_push()
669 BEGIN_NV04(push, NV50_2D(SIFC_BITMAP_ENABLE), 2); in nv50_clear_buffer_push()
672 BEGIN_NV04(push, NV50_2D(SIFC_WIDTH), 10); in nv50_clear_buffer_push()
688 BEGIN_NI04(push, NV50_2D(SIFC_DATA), nr); in nv50_clear_buffer_push()
1553 BEGIN_NV04(push, NV50_2D(CLIP_X), 5); in nv50_blit_eng2d()
[all …]
Dnv50_tex.c269 BEGIN_NV04(push, NV50_2D(DST_FORMAT), 2); in nv50_validate_tic()
272 BEGIN_NV04(push, NV50_2D(DST_PITCH), 5); in nv50_validate_tic()
278 BEGIN_NV04(push, NV50_2D(SIFC_BITMAP_ENABLE), 2); in nv50_validate_tic()
281 BEGIN_NV04(push, NV50_2D(SIFC_WIDTH), 10); in nv50_validate_tic()
292 BEGIN_NI04(push, NV50_2D(SIFC_DATA), 8); in nv50_validate_tic()
Dnv50_screen.c681 BEGIN_NV04(push, NV50_2D(DMA_NOTIFY), 4); in nv50_screen_init_hwctx()
686 BEGIN_NV04(push, NV50_2D(OPERATION), 1); in nv50_screen_init_hwctx()
688 BEGIN_NV04(push, NV50_2D(CLIP_ENABLE), 1); in nv50_screen_init_hwctx()
690 BEGIN_NV04(push, NV50_2D(COLOR_KEY_ENABLE), 1); in nv50_screen_init_hwctx()
692 BEGIN_NV04(push, NV50_2D(SET_PIXELS_FROM_MEMORY_SAFE_OVERLAP), 1); in nv50_screen_init_hwctx()
694 BEGIN_NV04(push, NV50_2D(COND_MODE), 1); in nv50_screen_init_hwctx()
Dnv50_winsys.h56 #define NV50_2D(n) SUBC_2D(NV50_2D_##n) macro
Dnv50_query.c141 BEGIN_NV04(push, NV50_2D(COND_ADDRESS_HIGH), 2); in nv50_render_condition()
/third_party/mesa3d/src/freedreno/registers/
Drules-ng-ng.txt328 #define NV50_2D 0x502d