Home
last modified time | relevance | path

Searched refs:RADV_CMD_FLAG_CS_PARTIAL_FLUSH (Results 1 – 16 of 16) sorted by relevance

/third_party/mesa3d/src/amd/vulkan/
Dradv_sqtt.c378 ? RADV_CMD_FLAG_CS_PARTIAL_FLUSH in radv_emit_wait_for_idle()
379 : (RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_PS_PARTIAL_FLUSH)) | in radv_emit_wait_for_idle()
Dradv_meta_resolve_cs.c764 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_VCACHE; in radv_meta_resolve_compute_image()
837 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_VCACHE | in radv_cmd_buffer_resolve_subpass_cs()
923 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_VCACHE | in radv_depth_stencil_resolve_subpass_cs()
Dradv_meta_fmask_expand.c163 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | in radv_expand_fmask_image_inplace()
Dradv_meta_copy_vrs_htile.c304 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_VCACHE | in radv_copy_vrs_htile()
Dsi_cmd_buffer.c1053 if (flush_bits & RADV_CMD_FLAG_CS_PARTIAL_FLUSH) { in gfx10_cs_emit_cache_flush()
1119 RADV_CMD_FLAG_CS_PARTIAL_FLUSH))) && in gfx10_cs_emit_cache_flush()
1212 if (flush_bits & RADV_CMD_FLAG_CS_PARTIAL_FLUSH) { in si_cs_emit_cache_flush()
1276 if ((cp_coher_cntl || (flush_bits & (RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_VCACHE | in si_cs_emit_cache_flush()
Dradv_meta_dcc_retile.c287 state->flush_bits |= RADV_CMD_FLAG_CS_PARTIAL_FLUSH | in radv_retile_dcc()
Dradv_meta_buffer.c324 flush_bits = RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_VCACHE | in radv_fill_buffer()
Dradv_meta_copy.c558 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_VCACHE; in copy_image()
Dradv_meta_decompress.c713 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_VCACHE | in radv_expand_depth_stencil_compute()
Dradv_meta_fast_clear.c909 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_VCACHE | in radv_decompress_dcc_compute()
Dradv_query.c1576 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_L2 | in emit_end_query()
1691 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_INV_L2 | in radv_CmdWriteTimestamp()
Dradv_cmd_buffer.c685 assert(flags & (RADV_CMD_FLAG_PS_PARTIAL_FLUSH | RADV_CMD_FLAG_CS_PARTIAL_FLUSH)); in radv_cmd_buffer_after_draw()
3736 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_CS_PARTIAL_FLUSH; in radv_stage_flush()
4777 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_PS_PARTIAL_FLUSH | RADV_CMD_FLAG_WB_L2; in radv_EndCommandBuffer()
6609 RADV_CMD_FLAG_PS_PARTIAL_FLUSH | RADV_CMD_FLAG_CS_PARTIAL_FLUSH)) { in radv_before_draw()
7034 RADV_CMD_FLAG_CS_PARTIAL_FLUSH; in radv_dispatch()
7038 RADV_CMD_FLAG_PS_PARTIAL_FLUSH | RADV_CMD_FLAG_CS_PARTIAL_FLUSH)) { in radv_dispatch()
7092 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_CS_PARTIAL_FLUSH; in radv_dispatch()
7094 radv_cmd_buffer_after_draw(cmd_buffer, RADV_CMD_FLAG_CS_PARTIAL_FLUSH); in radv_dispatch()
Dradv_meta_clear.c867 return RADV_CMD_FLAG_CS_PARTIAL_FLUSH | in clear_htile_mask()
1617 return RADV_CMD_FLAG_CS_PARTIAL_FLUSH | in radv_clear_dcc_comp_to_single()
Dradv_private.h1076 RADV_CMD_FLAG_CS_PARTIAL_FLUSH = 1 << 12, enumerator
Dradv_acceleration_structure.c1874 RADV_CMD_FLAG_CS_PARTIAL_FLUSH | in radv_CmdBuildAccelerationStructuresKHR()
Dradv_device.c3993 ? RADV_CMD_FLAG_CS_PARTIAL_FLUSH in radv_get_preamble_cs()
3994 : (RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_PS_PARTIAL_FLUSH)) | in radv_get_preamble_cs()