Searched refs:RC_MASK_W (Results 1 – 17 of 17) sorted by relevance
/third_party/mesa3d/src/gallium/drivers/r300/compiler/ |
D | radeon_pair_regalloc.c | 100 {RC_MASK_W, 104 {RC_MASK_X | RC_MASK_W, 105 RC_MASK_Y | RC_MASK_W, 106 RC_MASK_Z | RC_MASK_W}}, 108 {RC_MASK_X | RC_MASK_Y | RC_MASK_W, 109 RC_MASK_X | RC_MASK_Z | RC_MASK_W, 110 RC_MASK_Y | RC_MASK_Z | RC_MASK_W}}, 112 {RC_MASK_X | RC_MASK_Y | RC_MASK_Z | RC_MASK_W, 140 {RC_MASK_X | RC_MASK_W, 144 {RC_MASK_Y | RC_MASK_W, [all …]
|
D | radeon_program_constants.h | 150 #define RC_MASK_W 8 macro 153 #define RC_MASK_XYW (RC_MASK_X|RC_MASK_Y|RC_MASK_W) 154 #define RC_MASK_XYZW (RC_MASK_X|RC_MASK_Y|RC_MASK_Z|RC_MASK_W)
|
D | radeon_program_alu.c | 280 src0.Negate &= ~(RC_MASK_Z | RC_MASK_W); in transform_DP2() 283 src1.Negate &= ~(RC_MASK_Z | RC_MASK_W); in transform_DP2() 294 src0.Negate &= ~RC_MASK_W; in transform_DPH() 400 dstregtmpmask(temp, RC_MASK_W), in transform_LIT() 403 dstregtmpmask(temp, RC_MASK_W), in transform_LIT() 407 dstregtmpmask(temp, RC_MASK_W), in transform_LIT() 445 tempdst.WriteMask = RC_MASK_W; in transform_POW() 746 src0.Negate &= ~RC_MASK_W; in transform_r300_vertex_DP3() 749 src1.Negate &= ~RC_MASK_W; in transform_r300_vertex_DP3() 1022 emit3(c, inst->Prev, RC_OPCODE_MAD, 0, dstregtmpmask(tempreg, RC_MASK_W), in r300_transform_trig_simple() [all …]
|
D | r3xx_fragprog.c | 48 callback(data, c->OutputDepth, RC_MASK_W); in dataflow_outputs_mark_use() 65 inst->DstReg.WriteMask = RC_MASK_W; in rc_rewrite_depth_out()
|
D | radeon_opcodes.c | 580 srcmasks[0] |= RC_MASK_W; in rc_compute_sources_for_writemask() 628 srcmasks[1] |= RC_MASK_Y | RC_MASK_W; in rc_compute_sources_for_writemask() 635 srcmasks[0] |= RC_MASK_X | RC_MASK_Y | RC_MASK_W; in rc_compute_sources_for_writemask()
|
D | r300_fragprog_swizzle.c | 190 if (mask & RC_MASK_W) in r300_swizzle_split() 191 best_matchmask |= RC_MASK_W; in r300_swizzle_split()
|
D | radeon_program_tex.c | 92 inst_rcp->U.I.DstReg.WriteMask = RC_MASK_W; in projective_divide() 183 inst_rcp->U.I.DstReg.WriteMask = RC_MASK_W; in radeonTransformTEX() 194 inst_mul->U.I.DstReg.WriteMask = RC_MASK_W; in radeonTransformTEX() 210 inst_add->U.I.DstReg.WriteMask = RC_MASK_W; in radeonTransformTEX() 399 inst_mov->U.I.DstReg.WriteMask = RC_MASK_W; in radeonTransformTEX() 427 inst_mov->U.I.DstReg.WriteMask = RC_MASK_W; in radeonTransformTEX()
|
D | radeon_dataflow_deadcode.c | 175 usedmask |= RC_MASK_W; in update_instruction() 260 writemask |= RC_MASK_W; in rc_dataflow_deadcode() 351 usemask |= RC_MASK_W; in rc_dataflow_deadcode()
|
D | radeon_pair_translate.c | 93 *needalpha = (inst->DstReg.WriteMask & RC_MASK_W) ? 1 : 0; in classify_instruction() 280 !!(inst->SrcReg[i].Negate & RC_MASK_W); in set_pair_instruction()
|
D | radeon_variable.c | 61 if (var_ptr->Dst.WriteMask == RC_MASK_W) { in rc_variable_change_dst() 62 assert(new_writemask & RC_MASK_W); in rc_variable_change_dst()
|
D | radeon_dataflow.c | 127 if (inst->Alpha.Src[src].Used && (refmasks[src] & RC_MASK_W)) in reads_pair() 128 cb(userdata, fullinst, inst->Alpha.Src[src].File, inst->Alpha.Src[src].Index, RC_MASK_W); in reads_pair() 276 cb(userdata, fullinst, RC_FILE_TEMPORARY, inst->Alpha.DestIndex, RC_MASK_W); in writes_pair()
|
D | radeon_compiler_util.c | 110 case RC_MASK_W: return RC_SWIZZLE_W; in rc_mask_to_swizzle() 355 if (mask & RC_MASK_W) in rc_source_type_mask()
|
D | radeon_vert_fc.c | 56 dst->WriteMask = RC_MASK_W; in build_pred_dst()
|
D | radeon_program_print.c | 158 if (mask & RC_MASK_W) fprintf(f, "w"); in rc_print_mask()
|
D | radeon_compiler.c | 255 inst_rcp->U.I.DstReg.WriteMask = RC_MASK_W; in rc_transform_fragment_wpos()
|
D | radeon_pair_schedule.c | 944 pair_inst->Alpha.WriteMask = RC_MASK_W; in convert_rgb_to_alpha()
|
/third_party/mesa3d/src/gallium/drivers/r300/compiler/tests/ |
D | rc_test_helpers.c | 331 inst->U.I.DstReg.WriteMask |= RC_MASK_W; in init_rc_normal_dst()
|