/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
D | TargetOptions.h | 95 SCE // Tune debug info for SCE targets (e.g. PS4). enumerator
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/ObjectYAML/ |
D | CodeViewYAMLDebugSections.cpp | 597 SourceColumnEntry SCE; in fromCodeViewSubsection() local 598 SCE.EndColumn = C.EndColumn; in fromCodeViewSubsection() 599 SCE.StartColumn = C.StartColumn; in fromCodeViewSubsection() 600 Block.Columns.push_back(SCE); in fromCodeViewSubsection()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | MipsSERegisterInfo.cpp | 87 case Mips::SCE: in getLoadStoreOffsetSizeInBits()
|
D | MipsEVAInstrInfo.td | 204 def SCE : MMRel, SCE_ENC, SCE_DESC, ISA_MIPS32R2, ASE_EVA;
|
D | MipsScheduleP5600.td | 143 SBE, SHE, SWE, SCE, SWL, SWR, SWLE, SWRE)>;
|
D | MipsScheduleGeneric.td | 609 def : InstRW<[GenericWriteStore], (instrs SBE, SHE, SWE, SCE)>;
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | CommandFlags.inc | 268 clEnumValN(DebuggerKind::SCE, "sce", "SCE targets (e.g. PS4)")));
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/AsmPrinter/ |
D | DwarfDebug.h | 763 bool tuneForSCE() const { return DebuggerTuning == DebuggerKind::SCE; } in tuneForSCE()
|
D | DwarfDebug.cpp | 362 DebuggerTuning = DebuggerKind::SCE; in DwarfDebug()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/Disassembler/ |
D | MipsDisassembler.cpp | 1565 if (Inst.getOpcode() == Mips::SCE) in DecodeMemEVA()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/ |
D | MipsGenAsmWriter.inc | 3568 4493421U, // SCE 6322 0U, // SCE 6932 // SC, SC64, SC64_R6, SCD, SCD_R6, SCE, SCE_MM, SC_MM, SC_MMR6, SC_R6
|
D | MipsGenSubtargetInfo.inc | 718 {DBGFIELD("SCE") 1, false, false, 8, 2, 1, 1, 0, 0}, // #458 2402 {DBGFIELD("SCE") 1, false, false, 45, 3, 1, 1, 0, 0}, // #458
|
D | MipsGenMCCodeEmitter.inc | 2340 UINT64_C(2080374814), // SCE 2966 case Mips::SCE: { 11802 CEFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, // SCE = 2327
|
D | MipsGenInstrInfo.inc | 2342 SCE = 2327, 3238 SCE = 458, 7188 …nmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo337, -1 ,nullptr }, // Inst #2327 = SCE 16889 { Mips::SCE, Mips::SCE, Mips::SCE_MM },
|
D | MipsGenDisassemblerTables.inc | 5916 /* 15497 */ MCD::OPC_Decode, 151, 18, 197, 2, // Opcode: SCE
|
D | MipsGenAsmMatcher.inc | 7534 …{ 7936 /* sce */, Mips::SCE, Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimm9_02_1, AMFBS_HasStdE…
|
/third_party/eudev/hwdb/ |
D | 20-acpi-vendor.hwdb | 5895 acpi:SCE*:
|
/third_party/gstreamer/gstplugins_bad/ |
D | ChangeLog | 43856 MODE_1 | 1 | NORM | SCE | | | 43858 MODE_1_2 | 3 | NORM | SCE, CPE | | | 43859 MODE_1_2_1 | 4 | NORM | SCE, CPE | | SCE | 43860 MODE_1_2_2 | 5 | NORM | SCE, CPE | | CPE | 43861 MODE_1_2_2_1 | 6 | NORM | SCE, CPE | | CPE | LFE 43862 MODE_1_2_2_2_1 | 7 | NORM | SCE, CPE, CPE | | CPE | LFE 43863 MODE_6_1 | 11 | NORM | SCE, CPE | | CPE, SCE | LFE 43864 MODE_7_1_BACK | 12 | NORM | SCE, CPE | | CPE, CPE | LFE 43866 MODE_7_1_TOP_FRONT | 14 | NORM | SCE, CPE | | CPE | LFE 43869 MODE_7_1_REAR_SURROUND | 0 | NORM | SCE, CPE | | CPE, CPE | LFE [all …]
|