Home
last modified time | relevance | path

Searched refs:SETUGT (Results 1 – 25 of 48) sorted by relevance

12

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h1059 SETUGT, // 1 0 1 0 True if unordered or greater than enumerator
1087 return Code == SETUGT || Code == SETUGE || Code == SETULT || Code == SETULE; in isUnsignedIntSetCC()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DAnalysis.cpp213 case FCmpInst::FCMP_UGT: return ISD::SETUGT; in getFCmpCondCode()
229 case ISD::SETOGT: case ISD::SETUGT: return ISD::SETGT; in getFCmpCodeWithoutNaN()
249 case ICmpInst::ICMP_UGT: return ISD::SETUGT; in getICmpCondCode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp3056 case ISD::SETUGT: in get32BitZExtCompare()
3229 case ISD::SETUGT: in get32BitSExtCompare()
3385 case ISD::SETUGT: in get64BitZExtCompare()
3548 case ISD::SETUGT: in get64BitSExtCompare()
3810 case ISD::SETUGT: in SelectCC()
3837 case ISD::SETUGT: in SelectCC()
3886 case ISD::SETUGT: return PPC::PRED_GT; in getPredicateForSetCC()
3918 case ISD::SETUGT: return 1; in getCRIdxForSetCC()
3938 case ISD::SETUGT: CC = ISD::SETULT; Swap = true; break; in getVCmpInst()
3982 case ISD::SETULT: CC = ISD::SETUGT; Swap = true; break; in getVCmpInst()
[all …]
DPPCInstrQPX.td1004 def : Pat<(setcc v4f64:$FRA, v4f64:$FRB, SETUGT),
1051 def : Pat<(setcc v4f32:$FRA, v4f32:$FRB, SETUGT),
1130 def : Pat<(v4f64 (selectcc i1:$lhs, i1:$rhs, v4f64:$tval, v4f64:$fval, SETUGT)),
1151 def : Pat<(v4f32 (selectcc i1:$lhs, i1:$rhs, v4f32:$tval, v4f32:$fval, SETUGT)),
1172 def : Pat<(v4i1 (selectcc i1:$lhs, i1:$rhs, v4i1:$tval, v4i1:$fval, SETUGT)),
DPPCInstrInfo.td3440 def : Pat<(i1 (setcc i1:$s1, i1:$s2, SETUGT)),
3447 // SETOLE, SETONE, SETULT and SETUGT should be expanded by legalize for
3631 def : Pat<(i1 (setcc i32:$s1, immZExt16:$imm, SETUGT)),
3659 def : Pat<(i1 (setcc i32:$s1, i32:$s2, SETUGT)),
3671 def : Pat<(i1 (setcc i64:$s1, immZExt16:$imm, SETUGT)),
3699 def : Pat<(i1 (setcc i64:$s1, i64:$s2, SETUGT)),
3954 def : Pat <(i1 (selectcc i1:$lhs, i1:$rhs, i1:$tval, i1:$fval, SETUGT)),
3978 def : Pat<(i32 (selectcc i1:$lhs, i1:$rhs, i32:$tval, i32:$fval, SETUGT)),
3999 def : Pat<(i64 (selectcc i1:$lhs, i1:$rhs, i64:$tval, i64:$fval, SETUGT)),
4021 def : Pat<(f32 (selectcc i1:$lhs, i1:$rhs, f32:$tval, f32:$fval, SETUGT)),
[all …]
DPPCInstrSPE.td864 def : Pat<(f32 (selectcc i1:$lhs, i1:$rhs, f32:$tval, f32:$fval, SETUGT)),
885 def : Pat<(f64 (selectcc i1:$lhs, i1:$rhs, f64:$tval, f64:$fval, SETUGT)),
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyInstrInteger.td79 defm GT_U : ComparisonInt<SETUGT, "gt_u", 0x4b, 0x56>;
DWebAssemblyISelLowering.cpp90 ISD::SETULT, ISD::SETULE, ISD::SETUGT, ISD::SETUGE}) in WebAssemblyTargetLowering()
DWebAssemblyInstrSIMD.td491 defm GT_U : SIMDConditionInt<"gt_u", SETUGT, 29>;
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp381 case ISD::SETUGT: in softenSetCCOperands()
2945 } else if (Cond == ISD::CondCode::SETUGT) { in optimizeSetCCOfSignedTruncationCheck()
3189 if ((Cond == ISD::SETULT && C1 == 2) || (Cond == ISD::SETUGT && C1 == 1)){ in SimplifySetCC()
3370 case ISD::SETUGT: in SimplifySetCC()
3395 case ISD::SETUGT: in SimplifySetCC()
3579 ISD::CondCode NewCC = (Cond == ISD::SETGE) ? ISD::SETGT : ISD::SETUGT; in SimplifySetCC()
3629 if (Cond == ISD::SETGT || Cond == ISD::SETUGT) { in SimplifySetCC()
3660 if (Cond == ISD::SETUGT && in SimplifySetCC()
3734 Cond == ISD::SETULE || Cond == ISD::SETUGT) { in SimplifySetCC()
3735 bool AdjOne = (Cond == ISD::SETULE || Cond == ISD::SETUGT); in SimplifySetCC()
[all …]
DLegalizeIntegerTypes.cpp1380 case ISD::SETUGT: in PromoteSetCCOperands()
2211 return std::make_pair(ISD::SETUGT, ISD::UMAX); in getExpandedMinMaxOps()
2444 Cond = ISD::SETUGT; in ExpandIntRes_UADDSUBO()
3187 SDValue HLUGT = DAG.getSetCC(dl, BoolNVT, ResultHL, HLLoMask, ISD::SETUGT); in ExpandIntRes_MULFIX()
3848 case ISD::SETUGT: LowCC = ISD::SETUGT; break; in IntegerExpandSetCCOperands()
3916 case ISD::SETUGT: CCCode = ISD::SETULT; FlipOperands = true; break; in IntegerExpandSetCCOperands()
DSelectionDAGDumper.cpp418 case ISD::SETUGT: return "setugt"; in getOperationName()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIInsertSkips.cpp228 case ISD::SETUGT: in kill()
DAMDGPUInstructions.td259 def COND_UGT : PatFrag<(ops), (OtherVT SETUGT)>;
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/
DBPFInstrInfo.td93 [{return (N->getZExtValue() == ISD::SETUGT);}]>;
113 [{return (N->getZExtValue() == ISD::SETUGT);}]>;
DBPFISelLowering.cpp688 SET_NEWCC(SETUGT, JUGT); in EmitInstrWithCustomInserter()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsSEISelLowering.cpp266 setCondCodeAction(ISD::SETUGT, MVT::f32, Expand); in MipsSETargetLowering()
271 setCondCodeAction(ISD::SETUGT, MVT::f64, Expand); in MipsSETargetLowering()
367 setCondCodeAction(ISD::SETUGT, Ty, Expand); in addMSAIntType()
403 setCondCodeAction(ISD::SETUGT, Ty, Expand); in addMSAFloatType()
962 case ISD::SETUGT: in isLegalDSPCondCode()
DMipsDSPInstrInfo.td1432 def : DSPSetCCPatInv<PseudoCMPU_LE_QB, PseudoPICK_QB, v4i8, SETUGT>;
1445 def : DSPSelectCCPatInv<PseudoCMPU_LE_QB, PseudoPICK_QB, v4i8, SETUGT>;
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/
DARCISelLowering.cpp45 case ISD::SETUGT: in ISDCCtoARCCC()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/
DMipsGenDAGISel.inc2032 /* 3608*/ OPC_CheckChild2CondCode, ISD::SETUGT,
2047 …:{ *:[i32] }:$lhs, (imm:{ *:[i32] })<<P:Predicate_immSExt16Plus1>>:$rhs, SETUGT:{ *:[Other] }), (b…
2112 /* 3766*/ OPC_CheckChild2CondCode, ISD::SETUGT,
2127 …:{ *:[i32] }:$lhs, (imm:{ *:[i32] })<<P:Predicate_immSExt16Plus1>>:$rhs, SETUGT:{ *:[Other] }), (b…
2189 /* 3912*/ OPC_CheckChild2CondCode, ISD::SETUGT,
2203 …:{ *:[i32] }:$lhs, (imm:{ *:[i32] })<<P:Predicate_immSExt16Plus1>>:$rhs, SETUGT:{ *:[Other] }), (b…
2799 /* 5012*/ OPC_CheckChild2CondCode, ISD::SETUGT,
2814 …:{ *:[i64] }:$lhs, (imm:{ *:[i64] })<<P:Predicate_immSExt16Plus1>>:$rhs, SETUGT:{ *:[Other] }), (b…
3325 /* 5979*/ OPC_CheckChild2CondCode, ISD::SETUGT,
3337 …:{ *:[i32] }:$lhs, (imm:{ *:[i32] })<<P:Predicate_immSExt16Plus1>>:$rhs, SETUGT:{ *:[Other] }), GP…
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/
DTargetSelectionDAG.td693 def SETUGT : CondCode<"FCMP_UGT", "ICMP_UGT">;
1293 (setcc node:$lhs, node:$rhs, SETUGT)>;
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
DRISCVISelLowering.cpp159 ISD::SETOGT, ISD::SETOGE, ISD::SETONE, ISD::SETUEQ, ISD::SETUGT, in RISCVTargetLowering()
353 case ISD::SETUGT: in normaliseSetCC()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/
DLanaiISelLowering.cpp820 case ISD::SETUGT: in IntCondCCodeToICC()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/
DMSP430ISelLowering.cpp1080 case ISD::SETUGT: in EmitCMP()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMISelLowering.cpp1841 case ISD::SETUGT: return ARMCC::HI; in IntCCToARMCC()
1866 case ISD::SETUGT: CondCode = ARMCC::HI; break; in FPCCToARMCC()
4234 CC = (CC == ISD::SETULT) ? ISD::SETULE : ISD::SETUGT; in getARMCmp()
4246 case ISD::SETUGT: in getARMCmp()
4309 CC == ISD::SETUGT && isa<ConstantSDNode>(LHS.getOperand(1)) && in getARMCmp()
4656 else if (CC == ISD::SETUGT || CC == ISD::SETOGT || CC == ISD::SETOLT || in checkVSELConstraints()
4675 CC == ISD::SETUGT) { in checkVSELConstraints()
6288 case ISD::SETUGT: Swap = true; LLVM_FALLTHROUGH; in LowerVSETCC()
6331 case ISD::SETUGT: Opc = ARMCC::HI; break; in LowerVSETCC()
14332 (CC == ISD::SETUGT && Imm == 0) || in PerformHWLoopCombine()

12