Home
last modified time | relevance | path

Searched refs:SIGN_EXTEND (Results 1 – 25 of 55) sorted by relevance

123

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMTargetTransformInfo.cpp182 {ISD::SIGN_EXTEND, MVT::i32, MVT::i16, 0}, in getCastInstrCost()
184 {ISD::SIGN_EXTEND, MVT::i32, MVT::i8, 0}, in getCastInstrCost()
186 {ISD::SIGN_EXTEND, MVT::i16, MVT::i8, 0}, in getCastInstrCost()
188 {ISD::SIGN_EXTEND, MVT::i64, MVT::i32, 1}, in getCastInstrCost()
190 {ISD::SIGN_EXTEND, MVT::i64, MVT::i16, 1}, in getCastInstrCost()
192 {ISD::SIGN_EXTEND, MVT::i64, MVT::i8, 1}, in getCastInstrCost()
200 {ISD::SIGN_EXTEND, MVT::v4i32, MVT::v4i16, 0}, in getCastInstrCost()
202 {ISD::SIGN_EXTEND, MVT::v4i32, MVT::v4i8, 0}, in getCastInstrCost()
204 {ISD::SIGN_EXTEND, MVT::v8i16, MVT::v8i8, 0}, in getCastInstrCost()
219 { ISD::SIGN_EXTEND, MVT::v4i32, MVT::v4i16, 0 }, in getCastInstrCost()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86TargetTransformInfo.cpp1282 { ISD::SIGN_EXTEND, MVT::v32i16, MVT::v32i8, 1 }, in getCastInstrCost()
1286 { ISD::SIGN_EXTEND, MVT::v8i16, MVT::v8i1, 1 }, in getCastInstrCost()
1287 { ISD::SIGN_EXTEND, MVT::v16i8, MVT::v16i1, 1 }, in getCastInstrCost()
1288 { ISD::SIGN_EXTEND, MVT::v16i16, MVT::v16i1, 1 }, in getCastInstrCost()
1289 { ISD::SIGN_EXTEND, MVT::v32i8, MVT::v32i1, 1 }, in getCastInstrCost()
1290 { ISD::SIGN_EXTEND, MVT::v32i16, MVT::v32i1, 1 }, in getCastInstrCost()
1291 { ISD::SIGN_EXTEND, MVT::v64i8, MVT::v64i1, 1 }, in getCastInstrCost()
1346 { ISD::SIGN_EXTEND, MVT::v16i32, MVT::v16i1, 2 }, in getCastInstrCost()
1348 { ISD::SIGN_EXTEND, MVT::v16i32, MVT::v16i8, 1 }, in getCastInstrCost()
1350 { ISD::SIGN_EXTEND, MVT::v16i32, MVT::v16i16, 1 }, in getCastInstrCost()
[all …]
DX86ISelLowering.cpp807 setOperationAction(ISD::SIGN_EXTEND, VT, Expand); in X86TargetLowering()
1021 setOperationAction(ISD::SIGN_EXTEND, MVT::v4i64, Custom); in X86TargetLowering()
1215 setOperationAction(ISD::SIGN_EXTEND, MVT::v8i64, Custom); in X86TargetLowering()
1216 setOperationAction(ISD::SIGN_EXTEND, MVT::v16i32, Custom); in X86TargetLowering()
1235 setOperationAction(ISD::SIGN_EXTEND, VT, Custom); in X86TargetLowering()
1410 setOperationAction(ISD::SIGN_EXTEND, VT, Custom); in X86TargetLowering()
1518 setOperationAction(ISD::SIGN_EXTEND, MVT::v16i32, Custom); in X86TargetLowering()
1519 setOperationAction(ISD::SIGN_EXTEND, MVT::v8i64, Custom); in X86TargetLowering()
1524 setOperationAction(ISD::SIGN_EXTEND, MVT::v8i8, Custom); in X86TargetLowering()
1759 setOperationAction(ISD::SIGN_EXTEND, MVT::v32i8, Custom); in X86TargetLowering()
[all …]
DX86FastISel.cpp1241 ISD::SIGN_EXTEND; in X86SelectRet()
1615 ResultReg = fastEmit_r(MVT::i8, DstVT.getSimpleVT(), ISD::SIGN_EXTEND, in X86SelectSExt()
2649 InputReg = fastEmit_r(MVT::i16, MVT::i32, ISD::SIGN_EXTEND, InputReg, in fastLowerIntrinsicCall()
3339 bool Emitted = X86FastEmitExtend(ISD::SIGN_EXTEND, VA.getLocVT(), ArgReg, in fastLowerCall()
3374 Emitted = X86FastEmitExtend(ISD::SIGN_EXTEND, VA.getLocVT(), ArgReg, in fastLowerCall()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64TargetTransformInfo.cpp308 { ISD::SIGN_EXTEND, MVT::v4i64, MVT::v4i16, 3 }, in getCastInstrCost()
310 { ISD::SIGN_EXTEND, MVT::v4i64, MVT::v4i32, 2 }, in getCastInstrCost()
312 { ISD::SIGN_EXTEND, MVT::v8i32, MVT::v8i8, 3 }, in getCastInstrCost()
314 { ISD::SIGN_EXTEND, MVT::v8i32, MVT::v8i16, 2 }, in getCastInstrCost()
316 { ISD::SIGN_EXTEND, MVT::v8i64, MVT::v8i8, 7 }, in getCastInstrCost()
318 { ISD::SIGN_EXTEND, MVT::v8i64, MVT::v8i16, 6 }, in getCastInstrCost()
320 { ISD::SIGN_EXTEND, MVT::v16i16, MVT::v16i8, 2 }, in getCastInstrCost()
322 { ISD::SIGN_EXTEND, MVT::v16i32, MVT::v16i8, 6 }, in getCastInstrCost()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGAddressAnalysis.cpp248 if (Index->getOpcode() == ISD::SIGN_EXTEND) { in matchLSNode()
260 if (Index->getOpcode() == ISD::SIGN_EXTEND) { in matchLSNode()
DDAGCombiner.cpp1135 Op.getValueType().isByteSized() ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in PromoteOperand()
1559 case ISD::SIGN_EXTEND: return visitSIGN_EXTEND(N); in visit()
1666 case ISD::SIGN_EXTEND: in combine()
2143 if (N0.getOpcode() == ISD::SIGN_EXTEND && N0.hasOneUse() && in visitADDLike()
2472 if (N0.getOpcode() == ISD::SIGN_EXTEND && in visitADDLikeCommutative()
3204 SDValue SExt = DAG.getNode(ISD::SIGN_EXTEND, DL, VT, N1.getOperand(0)); in visitSUB()
4096 N0 = DAG.getNode(ISD::SIGN_EXTEND, DL, NewVT, N0); in visitMULHS()
4097 N1 = DAG.getNode(ISD::SIGN_EXTEND, DL, NewVT, N1); in visitMULHS()
4228 SDValue Lo = DAG.getNode(ISD::SIGN_EXTEND, DL, NewVT, N->getOperand(0)); in visitSMUL_LOHI()
4229 SDValue Hi = DAG.getNode(ISD::SIGN_EXTEND, DL, NewVT, N->getOperand(1)); in visitSMUL_LOHI()
[all …]
DLegalizeVectorTypes.cpp99 case ISD::SIGN_EXTEND: in ScalarizeVectorResult()
395 return DAG.getNode(ISD::SIGN_EXTEND, DL, EltVT, Op); in ScalarizeVecRes_VecInregOp()
569 case ISD::SIGN_EXTEND: in ScalarizeVectorOperand()
901 case ISD::SIGN_EXTEND: in SplitVectorResult()
1970 case ISD::SIGN_EXTEND: in SplitVectorOperand()
2796 case ISD::SIGN_EXTEND: in WidenVectorResult()
3252 if (Opcode == ISD::SIGN_EXTEND) in WidenVecRes_Convert()
3379 Val = DAG.getNode(ISD::SIGN_EXTEND, DL, WidenSVT, Val); in WidenVecRes_EXTEND_VECTOR_INREG()
3824 else if (N.getOpcode() == ISD::SIGN_EXTEND) in isSETCCorConvertedSETCC()
3866 Mask = DAG.getNode(ISD::SIGN_EXTEND, SDLoc(Mask), ExtVT, Mask); in convertMask()
[all …]
DFunctionLoweringInfo.cpp76 ExtendKind = ISD::SIGN_EXTEND; in getPreferredExtendForValue()
DSelectionDAG.cpp339 return ISD::SIGN_EXTEND; in getExtForLoadExtType()
1150 getNode(ISD::SIGN_EXTEND, DL, VT, Op) : in getSExtOrTrunc()
3098 case ISD::SIGN_EXTEND: { in computeKnownBits()
3633 case ISD::SIGN_EXTEND: in ComputeNumSignBits()
4389 case ISD::SIGN_EXTEND: in getNode()
4538 case ISD::SIGN_EXTEND: in getNode()
4595 case ISD::SIGN_EXTEND: in getNode()
4608 if (OpOpcode == ISD::SIGN_EXTEND || OpOpcode == ISD::ZERO_EXTEND) in getNode()
4647 if (OpOpcode == ISD::ZERO_EXTEND || OpOpcode == ISD::SIGN_EXTEND || in getNode()
4678 if (OpOpcode == ISD::ZERO_EXTEND || OpOpcode == ISD::SIGN_EXTEND || in getNode()
[all …]
DLegalizeFloatTypes.cpp743 SDValue Op = DAG.getNode(Signed ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND, dl, in SoftenFloatRes_XINT_TO_FP()
1569 Src = DAG.getNode(isSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND, dl, in ExpandFloatRes_XINT_TO_FP()
1577 Src = DAG.getNode(isSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND, dl, in ExpandFloatRes_XINT_TO_FP()
1581 Src = DAG.getNode(ISD::SIGN_EXTEND, dl, MVT::i128, Src); in ExpandFloatRes_XINT_TO_FP()
DLegalizeDAG.cpp2534 DAG.getNode(IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND, in PromoteLegalINT_TO_FP()
2543 DAG.getNode(IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND, in PromoteLegalINT_TO_FP()
2830 case ISD::SIGN_EXTEND: in ExpandNode()
4343 ExtOp = ISD::SIGN_EXTEND; in PromoteNode()
4364 : ISD::SIGN_EXTEND; in PromoteNode()
4424 ExtOp = isSignedIntSetCC(CCCode) ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in PromoteNode()
4437 ExtOp = isSignedIntSetCC(CCCode) ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in PromoteNode()
DLegalizeVectorOps.cpp407 case ISD::SIGN_EXTEND: in LegalizeOp()
635 : ISD::SIGN_EXTEND; in PromoteINT_TO_FP()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h526 SIGN_EXTEND, enumerator
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
DRISCVISelLowering.h127 return ISD::SIGN_EXTEND; in getExtendForAtomicOps()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonISelLoweringHVX.cpp102 setOperationAction(ISD::SIGN_EXTEND, T, Custom); in initializeHVXLowering()
135 setOperationAction(ISD::SIGN_EXTEND, T, Custom); in initializeHVXLowering()
761 ValV = DAG.getNode(ISD::SIGN_EXTEND, dl, MVT::i32, ValV); in insertHvxElementPred()
1553 case ISD::SIGN_EXTEND: in LowerHvxOperation()
1571 case ISD::SIGN_EXTEND: return LowerHvxSignExt(Op, DAG); in LowerHvxOperation()
DHexagonISelDAGToDAG.cpp1452 case ISD::SIGN_EXTEND: in DetectUseSxtw()
1455 EVT T = Opc == ISD::SIGN_EXTEND in DetectUseSxtw()
1510 case ISD::SIGN_EXTEND: in keepsLowBits()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp2527 case ISD::SIGN_EXTEND: in Select()
2548 N->getOpcode() == ISD::SIGN_EXTEND) && in tryEXTEND()
2562 N->getOpcode() == ISD::SIGN_EXTEND ? in tryEXTEND()
2572 NumSextSetcc += N->getOpcode() == ISD::SIGN_EXTEND ? 1 : 0; in tryEXTEND()
2573 NumZextSetcc += N->getOpcode() == ISD::SIGN_EXTEND ? 0 : 1; in tryEXTEND()
2745 Input.getOperand(0).getOpcode() == ISD::SIGN_EXTEND)) in signExtendInputIfNeeded()
3580 if (CompareUse->getOpcode() != ISD::SIGN_EXTEND && in allUsesExtend()
3652 case ISD::SIGN_EXTEND: in tryIntCompareInGPR()
4259 (TrueResVal == 1 && FalseRes.getOpcode() != ISD::SIGN_EXTEND) || in mayUseP9Setb()
5524 N->getOpcode() != ISD::SIGN_EXTEND && in foldBoolExts()
[all …]
DPPCISelLowering.cpp1168 setTargetDAGCombine(ISD::SIGN_EXTEND); in PPCTargetLowering()
5730 Arg = DAG.getNode(Flags.isSExt() ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND, in LowerCall_32SVR4()
6063 unsigned ExtOp = Flags.isSExt() ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in LowerCall_64SVR4()
6626 unsigned ExtOp = Flags.isSExt() ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in LowerCall_Darwin()
7136 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall_AIX()
7262 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerReturn()
8179 SINT.getOpcode() == ISD::SIGN_EXTEND) || in LowerINT_TO_FP()
8273 SDValue Ext64 = DAG.getNode(ISD::SIGN_EXTEND, dl, MVT::i64, in LowerINT_TO_FP()
12399 N->getOperand(0).getOpcode() != ISD::SIGN_EXTEND && in DAGCombineTruncBoolExt()
12411 N->getOperand(1).getOpcode() != ISD::SIGN_EXTEND && in DAGCombineTruncBoolExt()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/
DMSP430ISelLowering.cpp99 setOperationAction(ISD::SIGN_EXTEND, MVT::i16, Custom); in MSP430TargetLowering()
351 case ISD::SIGN_EXTEND: return LowerSIGN_EXTEND(Op, DAG); in LowerOperation()
837 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp455 setOperationAction(ISD::SIGN_EXTEND, MVT::i16, Promote); in SITargetLowering()
456 AddPromotedToType(ISD::SIGN_EXTEND, MVT::i16, MVT::i32); in SITargetLowering()
584 setOperationAction(ISD::SIGN_EXTEND, MVT::v2i32, Expand); in SITargetLowering()
589 setOperationAction(ISD::SIGN_EXTEND, MVT::v4i32, Expand); in SITargetLowering()
2333 Arg = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), Arg); in LowerReturn()
2806 Arg = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), Arg); in LowerCall()
4222 ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in lowerICMPIntrinsic()
7262 return DAG.getNode(ISD::SIGN_EXTEND, SL, VT, Op); in getLoadExtOrTrunc()
8382 (RHS.getOpcode() == ISD::SIGN_EXTEND || LHS.getOpcode() == ISD::SIGN_EXTEND)) { in performAndCombine()
8384 if (RHS.getOpcode() != ISD::SIGN_EXTEND) in performAndCombine()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsISelLowering.h316 return ISD::SIGN_EXTEND; in getExtendForAtomicOps()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/
DLanaiISelLowering.cpp667 Arg = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), Arg); in LowerCCCCallTo()
1382 case ISD::SIGN_EXTEND: { in isConditionalZeroOrAllOnes()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZISelDAGToDAG.cpp555 if (IndexOpcode == ISD::SIGN_EXTEND || in shouldUseLA()
862 case ISD::SIGN_EXTEND: { in expandRxSBG()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTargetLoweringBase.cpp1480 ExtendKind = ISD::SIGN_EXTEND; in GetReturnInfo()
1622 case SExt: return ISD::SIGN_EXTEND; in InstructionOpcodeToISD()

123