Searched refs:ZIP1 (Results 1 – 6 of 6) sorted by relevance
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.h | 101 ZIP1, enumerator
|
| D | AArch64SchedKryoDetails.td | 2329 (instregex "((TRN1|TRN2|ZIP1|UZP1|UZP2)v2i64|ZIP2(v2i64|v4i32|v8i16|v16i8))")>;
2365 (instregex "(UZP1|UZP2|ZIP1|ZIP2)(v2i32|v4i16|v8i8)")>;
2377 (instregex "ZIP1(v4i32|v8i16|v16i8)")>;
|
| D | AArch64SchedFalkorDetails.td | 920 def : InstRW<[FalkorWr_1VXVY_1cyc], (instregex "^(TRN1|TRN2|ZIP1|UZP1|UZP2|ZIP2|XTN)(v2i32|v2i64|…
|
| D | AArch64ISelLowering.cpp | 1279 case AArch64ISD::ZIP1: return "AArch64ISD::ZIP1"; in getTargetNodeName()
3021 return DAG.getNode(AArch64ISD::ZIP1, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN()
7120 return DAG.getNode(AArch64ISD::ZIP1, dl, DAG.getVTList(VT, VT), OpLHS, in GeneratePerfectShuffle()
7318 unsigned Opc = (WhichResult == 0) ? AArch64ISD::ZIP1 : AArch64ISD::ZIP2; in LowerVECTOR_SHUFFLE()
7331 unsigned Opc = (WhichResult == 0) ? AArch64ISD::ZIP1 : AArch64ISD::ZIP2; in LowerVECTOR_SHUFFLE()
|
| D | AArch64InstrInfo.td | 439 def AArch64zip1 : SDNode<"AArch64ISD::ZIP1", SDT_AArch64Zip>;
4692 defm ZIP1 : SIMDZipVector<0b011, "zip1", AArch64zip1>;
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
| D | AArch64GenFastISel.inc | 6807 // FastEmit functions for AArch64ISD::ZIP1.
9806 …case AArch64ISD::ZIP1: return fastEmit_AArch64ISD_ZIP1_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKil…
|