Home
last modified time | relevance | path

Searched refs:array_mode (Results 1 – 11 of 11) sorted by relevance

/third_party/mesa3d/src/amd/addrlib/src/chip/r800/
Dsi_gb_reg.h106 unsigned int array_mode : 4; member
141 unsigned int array_mode : 4; member
/third_party/mesa3d/src/gallium/drivers/nouveau/nv50/
Dnv50_state_validate.c26 uint32_t array_size = 0xffff, array_mode = 0; in nv50_validate_fb() local
52 array_mode = NV50_3D_RT_ARRAY_MODE_MODE_3D; /* 1 << 16 */ in nv50_validate_fb()
55 assert(mt->layout_3d || !array_mode || array_size == 1); in nv50_validate_fb()
70 PUSH_DATA (push, array_mode | array_size); in nv50_validate_fb()
71 nv50->rt_array_mode = array_mode | array_size; in nv50_validate_fb()
/third_party/mesa3d/src/gallium/drivers/r600/
Dr600_texture.c200 enum radeon_surf_mode array_mode, in r600_init_surface() argument
248 flags, bpe, array_mode, surface); in r600_init_surface()
296 enum radeon_surf_mode *array_mode, in r600_surface_import_metadata() argument
307 *array_mode = RADEON_SURF_MODE_2D; in r600_surface_import_metadata()
309 *array_mode = RADEON_SURF_MODE_1D; in r600_surface_import_metadata()
311 *array_mode = RADEON_SURF_MODE_LINEAR_ALIGNED; in r600_surface_import_metadata()
1114 enum radeon_surf_mode array_mode; in r600_texture_from_handle() local
1133 &array_mode, &is_scanout); in r600_texture_from_handle()
1135 r = r600_init_surface(rscreen, &surface, templ, array_mode, in r600_texture_from_handle()
1884 enum radeon_surf_mode array_mode; in r600_texture_from_memobj() local
[all …]
Dr600_state.c675 unsigned char swizzle[4], array_mode = 0; in r600_create_sampler_view_custom() local
744 array_mode = V_038000_ARRAY_LINEAR_ALIGNED; in r600_create_sampler_view_custom()
747 array_mode = V_038000_ARRAY_1D_TILED_THIN1; in r600_create_sampler_view_custom()
750 array_mode = V_038000_ARRAY_2D_TILED_THIN1; in r600_create_sampler_view_custom()
756 S_038000_TILE_MODE(array_mode) | in r600_create_sampler_view_custom()
1046 unsigned level, pitch, slice, format, offset, array_mode; in r600_init_depth_surface() local
1057 array_mode = V_0280A0_ARRAY_2D_TILED_THIN1; in r600_init_depth_surface()
1062 array_mode = V_0280A0_ARRAY_1D_TILED_THIN1; in r600_init_depth_surface()
1069 surf->db_depth_info = S_028010_ARRAY_MODE(array_mode) | S_028010_FORMAT(format); in r600_init_depth_surface()
2865 unsigned array_mode, lbpp, pitch_tile_max, slice_tile_max, size; in r600_dma_copy_tile() local
[all …]
Devergreen_state.c734 unsigned char array_mode = 0, non_disp_tiling = 0; in evergreen_fill_tex_resource_words() local
805 array_mode = V_028C70_ARRAY_LINEAR_ALIGNED; in evergreen_fill_tex_resource_words()
808 array_mode = V_028C70_ARRAY_2D_TILED_THIN1; in evergreen_fill_tex_resource_words()
811 array_mode = V_028C70_ARRAY_1D_TILED_THIN1; in evergreen_fill_tex_resource_words()
854 S_030004_ARRAY_MODE(array_mode)); in evergreen_fill_tex_resource_words()
1361 unsigned format, array_mode; in evergreen_init_depth_surface() local
1373 array_mode = V_028C70_ARRAY_2D_TILED_THIN1; in evergreen_init_depth_surface()
1378 array_mode = V_028C70_ARRAY_1D_TILED_THIN1; in evergreen_init_depth_surface()
1392 surf->db_z_info = S_028040_ARRAY_MODE(array_mode) | in evergreen_init_depth_surface()
3787 unsigned array_mode, lbpp, pitch_tile_max, slice_tile_max, size; in evergreen_dma_copy_tile() local
[all …]
/third_party/mesa3d/src/gallium/drivers/radeon/
Dradeon_uvd_enc.h295 uint32_t array_mode; member
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_texture.c158 const struct pipe_resource *ptex, enum radeon_surf_mode array_mode, in si_init_surface() argument
185 (sscreen->info.chip_class >= GFX9 || array_mode == RADEON_SURF_MODE_2D)) { in si_init_surface()
285 r = sscreen->ws->surface_init(sscreen->ws, ptex, flags, bpe, array_mode, surface); in si_init_surface()
/third_party/mesa3d/src/amd/vulkan/
Dradv_image.c538 unsigned array_mode = radv_choose_tiling(device, pCreateInfo, image_format); in radv_get_surface_flags() local
546 flags = RADEON_SURF_SET(array_mode, MODE); in radv_get_surface_flags()
/third_party/mesa3d/src/amd/addrlib/src/r800/
Dciaddrlib.cpp1608 UINT_32 regArrayMode = gbTileMode.f.array_mode; in ReadGbTileMode()
Dsiaddrlib.cpp3089 UINT_32 regArrayMode = gbTileMode.f.array_mode; in ReadGbTileMode()
/third_party/flatbuffers/src/
Didl_gen_cpp.cpp3181 GenArrayArgMode array_mode) { in GenStructConstructor() argument
3187 const auto init_arrays = (array_mode != kArrayArgModeNone); in GenStructConstructor()