| /third_party/ltp/testcases/network/stress/ns-tools/ |
| D | ns-icmpv4_sender.c | 416 size_t bitsize; in thrust_fakes() local
423 bitsize = 4; in thrust_fakes()
424 seed = bit_change_seed(bitsize, 1); in thrust_fakes()
429 bitsize = 4; in thrust_fakes()
430 seed = bit_change_seed(bitsize, 1); in thrust_fakes()
435 bitsize = sizeof(pkt->hdr.tot_len) * 8; in thrust_fakes()
436 seed = bit_change_seed(bitsize, bitsize / 8); in thrust_fakes()
468 bitsize = 13; in thrust_fakes()
469 seed = bit_change_seed(bitsize, 0); in thrust_fakes()
484 bitsize = sizeof(pkt->hdr.protocol) * 8; in thrust_fakes()
[all …]
|
| D | ns-icmpv6_sender.c | 639 size_t bitsize; in thrust_fakes() local
646 bitsize = 4; in thrust_fakes()
647 seed = bit_change_seed(bitsize, 1); in thrust_fakes()
652 bitsize = sizeof(pkt->hdr.ip6_plen) * 8; in thrust_fakes()
653 seed = bit_change_seed(bitsize, bitsize / 8); in thrust_fakes()
664 bitsize = sizeof(pkt->hdr.ip6_nxt) * 8; in thrust_fakes()
665 seed = bit_change_seed(bitsize, 0); in thrust_fakes()
696 bitsize = sizeof(pkt->hdr.ip6_dst.s6_addr32[rand_val]) * 8; in thrust_fakes()
697 seed = bit_change_seed(bitsize, bitsize / 8); in thrust_fakes()
|
| D | ns-common.c | 228 u_int32_t bit_change_seed(size_t bitsize, size_t oversize) in bit_change_seed() argument
232 rand_val = rand() / ((RAND_MAX + 1U) / (bitsize + oversize)); in bit_change_seed()
234 seed = (rand_val < bitsize) ? (0x00000001 << rand_val) : 0; in bit_change_seed()
|
| D | ns-traffic.h | 230 u_int32_t bit_change_seed(size_t bitsize, size_t oversize);
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
| D | SystemZOperands.td | 92 class AddressAsmOperand<string format, string bitsize, string dispsize,
95 let Name = format##bitsize##"Disp"##dispsize##length;
96 let ParserMethod = "parse"##format##bitsize;
104 class AddressOperand<string bitsize, string dispsize, string length,
106 : Operand<!cast<ValueType>("i"##bitsize)> {
110 "decode"##format##bitsize##"Disp"##dispsize##length##"Operand";
114 !cast<AddressAsmOperand>(format##bitsize##"Disp"##dispsize##length);
126 class AddressingMode<string seltype, string bitsize, string dispsize,
129 : ComplexPattern<!cast<ValueType>("i"##bitsize), numops,
132 AddressOperand<bitsize, dispsize, length, format, operands>;
[all …]
|
| /third_party/flutter/skia/third_party/externals/sdl/test/ |
| D | testresample.c | 23 int bitsize = 0; in main() local
85 bitsize = SDL_AUDIO_BITSIZE(spec.format); in main()
86 blockalign = (bitsize / 8) * spec.channels; in main()
99 SDL_WriteLE16(io, bitsize); /* significant bits per sample */ in main()
|
| /third_party/mesa3d/src/compiler/nir/ |
| D | nir_lower_ssbo.c | 89 nir_src *idx, unsigned bitsize) in nir_load_ssbo_prop() argument
94 nir_ssa_dest_init(&load->instr, &load->dest, 1, bitsize, NULL); in nir_load_ssbo_prop()
99 #define nir_ssbo_prop(b, prop, index, bitsize) \ argument
100 nir_load_ssbo_prop(b, nir_intrinsic_##prop, index, bitsize)
|
| /third_party/python/Modules/_ctypes/ |
| D | stgdict.c | 504 int bitsize = 0; in PyCStructUnionType_update_stgdict() local
506 if (!pair || !PyArg_ParseTuple(pair, "UO|i", &name, &desc, &bitsize)) { in PyCStructUnionType_update_stgdict()
552 if (bitsize <= 0 || bitsize > dict->size * 8) { in PyCStructUnionType_update_stgdict()
559 bitsize = 0; in PyCStructUnionType_update_stgdict()
602 &field_size, bitsize, &bitofs, in PyCStructUnionType_update_stgdict()
610 &field_size, bitsize, &bitofs, in PyCStructUnionType_update_stgdict()
724 int bitsize = 0; in PyCStructUnionType_update_stgdict() local
729 if (!PyArg_ParseTuple(pair, "UO|i", &name, &desc, &bitsize)) { in PyCStructUnionType_update_stgdict()
813 int bitsize = 0; in PyCStructUnionType_update_stgdict() local
825 if (!PyArg_ParseTuple(pair, "UO|i", &name, &desc, &bitsize)) { in PyCStructUnionType_update_stgdict()
|
| D | cfield.c | 48 Py_ssize_t *pfield_size, int bitsize, int *pbitofs, in PyCField_FromDesc() argument
74 if (bitsize /* this is a bitfield request */ in PyCField_FromDesc()
83 && (*pbitofs + bitsize) <= *pfield_size) { in PyCField_FromDesc()
87 } else if (bitsize /* this is a bitfield request */ in PyCField_FromDesc()
90 && (*pbitofs + bitsize) <= dict->size * 8) { in PyCField_FromDesc()
94 } else if (bitsize) { in PyCField_FromDesc()
146 self->size = (bitsize << 16) + *pfield_size - *pbitofs - bitsize; in PyCField_FromDesc()
148 self->size = (bitsize << 16) + *pbitofs; in PyCField_FromDesc()
149 *pbitofs = bitsize; in PyCField_FromDesc()
162 if (bitsize == 0) in PyCField_FromDesc()
[all …]
|
| D | ctypes.h | 129 Py_ssize_t *pfield_size, int bitsize, int *pbitofs,
|
| /third_party/mesa3d/src/compiler/isaspec/ |
| D | isa.py | 408 self.bitsize = 0
445 self.bitsize = max(self.bitsize, b.size)
503 words = self.bitsize / 32
515 words = self.bitsize / 32
525 words = self.bitsize / 32
|
| /third_party/mesa3d/src/amd/llvm/ |
| D | ac_llvm_build.c | 442 unsigned bitsize = ac_get_elem_bits(ctx, type); in ac_build_optimization_barrier() local
448 if (bitsize < 32) in ac_build_optimization_barrier()
462 if (bitsize < 32) in ac_build_optimization_barrier()
1864 unsigned bitsize; in ac_build_umsb() local
1866 bitsize = ac_get_elem_bits(ctx, LLVMTypeOf(arg)); in ac_build_umsb()
1867 switch (bitsize) { in ac_build_umsb()
1908 if (bitsize == 64) { in ac_build_umsb()
1910 } else if (bitsize < 32) { in ac_build_umsb()
2501 unsigned bitsize = ac_get_elem_bits(ctx, type); in ac_build_fsat() local
2506 if (bitsize == 64 || (bitsize == 16 && ctx->chip_class <= GFX8) || type == ctx->v2f16) { in ac_build_fsat()
[all …]
|
| D | ac_llvm_build.h | 452 LLVMValueRef ac_build_fract(struct ac_llvm_context *ctx, LLVMValueRef src0, unsigned bitsize);
554 LLVMValueRef ac_build_frexp_exp(struct ac_llvm_context *ctx, LLVMValueRef src0, unsigned bitsize);
556 LLVMValueRef ac_build_frexp_mant(struct ac_llvm_context *ctx, LLVMValueRef src0, unsigned bitsize);
559 unsigned bitsize);
|
| /third_party/NuttX/drivers/usbdev/gadget/fconfig/src/ |
| D | usb_handle.c | 51 int bitsize = 0x8 * sizeof (devmap); in alloc_fd_for_handle() local
55 for (i = 1; i < bitsize; i++) in alloc_fd_for_handle()
|
| /third_party/python/Lib/test/ |
| D | test_struct.py | 183 self.bitsize = self.bytesize * 8
186 self.min_value = -(2**(self.bitsize-1))
187 self.max_value = 2**(self.bitsize-1) - 1
191 self.max_value = 2**self.bitsize - 1
204 expected += 1 << self.bitsize
239 for exp in range(self.bitsize + 3):
243 for i in range(self.bitsize):
|
| /third_party/mesa3d/src/panfrost/midgard/ |
| D | midgard_compile.c | 1164 unsigned bitsize = dest_size * nr_comps; in emit_ubo_read() local
1167 if (bitsize <= 32) in emit_ubo_read()
1169 else if (bitsize <= 64) in emit_ubo_read()
1171 else if (bitsize <= 128) in emit_ubo_read()
1218 unsigned bitsize = nir_dest_bit_size(intr->dest) * in emit_global() local
1221 if (bitsize <= 32) in emit_global()
1223 else if (bitsize <= 64) in emit_global()
1225 else if (bitsize <= 128) in emit_global()
1230 unsigned bitsize = nir_src_bit_size(intr->src[0]) * in emit_global() local
1233 if (bitsize <= 32) in emit_global()
[all …]
|
| /third_party/mesa3d/src/gallium/auxiliary/gallivm/ |
| D | lp_bld_nir.c | 307 unsigned bitsize) in emit_b2f() argument
315 switch (bitsize) { in emit_b2f()
332 unsigned bitsize) in emit_b2i() argument
337 switch (bitsize) { in emit_b2i()
1360 int bitsize = nir_src_bit_size(instr->src[0]); in visit_store_ssbo() local
1361 bld_base->store_mem(bld_base, writemask, nc, bitsize, idx, offset, val); in visit_store_ssbo()
1380 int bitsize = nir_src_bit_size(instr->src[2]); in visit_ssbo_atomic() local
1384 bld_base->atomic_mem(bld_base, instr->intrinsic, bitsize, idx, offset, val, val2, &result[0]); in visit_ssbo_atomic()
1596 int bitsize = nir_src_bit_size(instr->src[0]); in visit_shared_store() local
1597 bld_base->store_mem(bld_base, writemask, nc, bitsize, NULL, offset, val); in visit_shared_store()
[all …]
|
| /third_party/mesa3d/src/panfrost/bifrost/ |
| D | bifrost_compile.c | 220 unsigned bitsize);
367 unsigned bitsize) in bi_make_vec_to() argument
382 if (bitsize == 32) { in bi_make_vec_to()
387 } else if (bitsize == 16) { in bi_make_vec_to()
389 } else if (bitsize == 8 && count == 1) { in bi_make_vec_to()
399 unsigned shift = (bitsize == 8) ? 2 : (bitsize == 16) ? 1 : 0; in bi_make_vec_to()
1436 unsigned bitsize = nir_src_bit_size(src.src); in bi_alu_src_index() local
1439 if (bitsize == 1) in bi_alu_src_index()
1440 bitsize = 16; in bi_alu_src_index()
1447 assert(bitsize == 8 || bitsize == 16 || bitsize == 32); in bi_alu_src_index()
[all …]
|
| /third_party/gstreamer/gstreamer/libs/gst/base/ |
| D | gstbitwriter.h | 142 #define __GST_BITS_WRITER_ALIGNED(bitsize) \ argument
143 (((bitsize) + __GST_BITS_WRITER_ALIGNMENT_MASK)&(~__GST_BITS_WRITER_ALIGNMENT_MASK))
|
| /third_party/mesa3d/src/gallium/drivers/zink/nir_to_spirv/ |
| D | nir_to_spirv.c | 903 get_sized_uint_array_type(struct ntv_context *ctx, unsigned array_size, unsigned bitsize) in get_sized_uint_array_type() argument
906 SpvId array_type = spirv_builder_type_array(&ctx->builder, get_uvec_type(ctx, bitsize, 1), in get_sized_uint_array_type()
908 spirv_builder_emit_array_stride(&ctx->builder, array_type, bitsize / 8); in get_sized_uint_array_type()
913 get_bo_array_type(struct ntv_context *ctx, struct nir_variable *var, unsigned bitsize) in get_bo_array_type() argument
915 assert(bitsize); in get_bo_array_type()
921 uint32_t array_size = glsl_get_length(type) * (bitsize / 4); in get_bo_array_type()
923 return get_sized_uint_array_type(ctx, array_size, bitsize); in get_bo_array_type()
926 SpvId uint_type = spirv_builder_type_uint(&ctx->builder, bitsize); in get_bo_array_type()
928 spirv_builder_emit_array_stride(&ctx->builder, array_type, bitsize / 8); in get_bo_array_type()
933 get_bo_struct_type(struct ntv_context *ctx, struct nir_variable *var, unsigned bitsize) in get_bo_struct_type() argument
[all …]
|
| /third_party/mesa3d/src/asahi/compiler/ |
| D | agx_compile.c | 464 ASSERTED unsigned bitsize = nir_src_bit_size(src.src); in agx_alu_src_index() local
468 assert(bitsize == 1 || bitsize == 16 || bitsize == 32 || bitsize == 64); in agx_alu_src_index()
|
| /third_party/mesa3d/src/amd/compiler/ |
| D | aco_instruction_selection_setup.cpp | 241 get_reg_class(isel_context* ctx, RegType type, unsigned components, unsigned bitsize) in get_reg_class() argument
243 if (bitsize == 1) in get_reg_class()
246 return RegClass::get(type, components * bitsize / 8u); in get_reg_class()
|
| /third_party/mesa3d/docs/relnotes/ |
| D | 17.1.5.rst | 90 - spirv: fix OpBitcast when the src and dst bitsize are different (v3)
|
| /third_party/mesa3d/src/microsoft/compiler/ |
| D | dxil_module.h | 310 dxil_value_type_bitsize_equal_to(const struct dxil_value *value, unsigned bitsize);
|
| /third_party/mesa3d/src/compiler/spirv/ |
| D | vtn_cfg.c | 518 const unsigned bitsize = nir_alu_type_get_type_size(sel_type); in vtn_parse_switch() local
522 if (bitsize <= 32) { in vtn_parse_switch()
525 assert(bitsize == 64); in vtn_parse_switch()
|