Searched refs:cl_width (Results 1 – 3 of 3) sorted by relevance
| /third_party/mesa3d/src/gallium/winsys/radeon/drm/ |
| D | radeon_drm_surface.c | 229 unsigned cl_width, cl_height; in si_compute_cmask() local
238 cl_width = 32; in si_compute_cmask()
242 cl_width = 32; in si_compute_cmask()
246 cl_width = 64; in si_compute_cmask()
250 cl_width = 64; in si_compute_cmask()
260 unsigned width = align(surf->u.legacy.level[0].nblk_x, cl_width*8); in si_compute_cmask()
286 unsigned cl_width, cl_height, width, height; in si_compute_htile() local
312 cl_width = 32; in si_compute_htile()
316 cl_width = 32; in si_compute_htile()
320 cl_width = 64; in si_compute_htile()
[all …]
|
| /third_party/mesa3d/src/gallium/drivers/r600/ |
| D | r600_texture.c | 753 unsigned cl_width, cl_height, width, height; in r600_texture_get_htile_size() local
771 cl_width = 32; in r600_texture_get_htile_size()
775 cl_width = 32; in r600_texture_get_htile_size()
779 cl_width = 64; in r600_texture_get_htile_size()
783 cl_width = 64; in r600_texture_get_htile_size()
787 cl_width = 128; in r600_texture_get_htile_size()
795 width = align(rtex->surface.u.legacy.level[0].nblk_x, cl_width * 8); in r600_texture_get_htile_size()
|
| /third_party/mesa3d/src/amd/common/ |
| D | ac_surface.c | 896 unsigned cl_width, cl_height; in ac_compute_cmask() local
906 cl_width = 32; in ac_compute_cmask()
910 cl_width = 32; in ac_compute_cmask()
914 cl_width = 64; in ac_compute_cmask()
918 cl_width = 64; in ac_compute_cmask()
928 unsigned width = align(surf->u.legacy.level[0].nblk_x, cl_width * 8); in ac_compute_cmask()
|