/third_party/mesa3d/src/gallium/drivers/nouveau/codegen/lib/ |
D | gm107.asm | 161 dmul $r0 $r0 0x4350000000000000 268 dmul $r0 $r0 $r6 297 $p1 dmul $r0 $r0 0x4350000000000000 327 dmul $r2 $r0 $r8 329 dmul $r0 $r2 $r4 333 dmul $r0 $r2 $r4 337 dmul $r0 $r2 $r4 341 dmul $r0 $r2 $r4 346 $p1 dmul $r4 $r4 0x41a0000000000000
|
/third_party/mesa3d/src/compiler/glsl/ |
D | gl_nir_link_uniform_initializers.c | 121 unsigned dmul = glsl_base_type_is_64bit(base_type) ? 2 : 1; in copy_constant_to_storage() local 129 i += n_rows * dmul; in copy_constant_to_storage() 173 i += dmul; in copy_constant_to_storage() 224 unsigned dmul = glsl_base_type_is_64bit(base_type) ? 2 : 1; in set_uniform_initializer() local 233 idx += elements * dmul; in set_uniform_initializer()
|
D | lower_packed_varyings.cpp | 521 unsigned dmul = rvalue->type->is_64bit() ? 2 : 1; in lower_rvalue() local 555 } else if (rvalue->type->vector_elements * dmul + in lower_rvalue() 560 unsigned aligned_fine_location = ALIGN_POT(fine_location, dmul); in lower_rvalue() 617 unsigned components = rvalue->type->vector_elements * dmul; in lower_rvalue() 669 unsigned dmul = rvalue->type->without_array()->is_64bit() ? 2 : 1; in lower_arraylike() local 670 if (array_size * dmul + fine_location % 4 > 4) { in lower_arraylike() 671 fine_location = ALIGN_POT(fine_location, dmul); in lower_arraylike()
|
D | link_uniform_initializers.cpp | 227 unsigned dmul = glsl_base_type_is_64bit(base_type) ? 2 : 1; in set_uniform_initializer() local 237 idx += elements * dmul; in set_uniform_initializer()
|
D | link_varyings.cpp | 490 unsigned dmul = type_without_array->is_64bit() ? 2 : 1; in check_location_aliasing() local 491 last_comp = component + type_without_array->vector_elements * dmul; in check_location_aliasing() 1103 const unsigned dmul = in assign_location() local 1144 1 : vector_elements * matrix_cols * dmul; in assign_location() 1194 unsigned array_offset = this->array_subscript * 4 * dmul; in assign_location() 1212 unsigned dmul = this->is_64bit() ? 2 : 1; in get_num_outputs() local 1213 unsigned rows_per_element = DIV_ROUND_UP(this->vector_elements * dmul, 4); in get_num_outputs()
|
D | gl_nir_link_uniforms.c | 666 unsigned dmul = glsl_type_is_64bit(glsl_without_array(type)) ? 2 : 1; in add_parameter() local 667 unsigned comps = glsl_get_vector_elements(glsl_without_array(type)) * dmul; in add_parameter()
|
/third_party/ltp/tools/sparse/sparse-src/validation/backend/ |
D | arithmetic-ops.c | 56 static double dmul(double x, double y) in dmul() function
|
/third_party/mesa3d/src/mesa/main/ |
D | uniform_query.cpp | 351 int dmul = (uni->type->is_64bit()) ? 2 : 1; in _mesa_get_uniform() local 358 dmul = 1; in _mesa_get_uniform() 376 (offset * dword_elements * dmul); in _mesa_get_uniform() 378 src = &uni->storage[offset * elements * dmul]; in _mesa_get_uniform() 411 int sidx = i * dmul; in _mesa_get_uniform() 838 const int dmul = uni->type->is_64bit() ? 2 : 1; in _mesa_propagate_uniforms_to_driver_storage() local 843 unsigned src_vector_byte_stride = components * 4 * dmul; in _mesa_propagate_uniforms_to_driver_storage() 851 (uint8_t *) (&uni->storage[array_index * (dmul * components * vectors)].i); in _mesa_propagate_uniforms_to_driver_storage()
|
/third_party/mesa3d/src/mesa/program/ |
D | ir_to_mesa.cpp | 2400 unsigned dmul = type->without_array()->is_64bit() ? 2 : 1; in visit_field() local 2401 unsigned comps = type->without_array()->vector_elements * dmul; in visit_field() 2502 int dmul; in _mesa_associate_uniform_storage() local 2504 dmul = storage->type->vector_elements * sizeof(float); in _mesa_associate_uniform_storage() 2506 dmul = 4 * sizeof(float); in _mesa_associate_uniform_storage() 2512 dmul *= 2; in _mesa_associate_uniform_storage() 2523 dmul *= 2; in _mesa_associate_uniform_storage() 2534 dmul *= 2; in _mesa_associate_uniform_storage() 2563 _mesa_uniform_attach_driver_storage(storage, dmul * columns, dmul, in _mesa_associate_uniform_storage() 2598 const int dmul = storage->type->is_64bit() ? 2 : 1; in _mesa_associate_uniform_storage() local [all …]
|
/third_party/alsa-lib/src/pcm/ |
D | pcm_route.c | 936 unsigned int sused, dused, smul, dmul; in route_load_ttable() local 941 dmul = 1; in route_load_ttable() 946 dmul = tt_ssize; in route_load_ttable() 961 v = ttable[src_channel * smul + dst_channel * dmul]; in route_load_ttable()
|
/third_party/mesa3d/src/compiler/nir/ |
D | nir_linking_helpers.c | 319 unsigned dmul = glsl_type_is_64bit(glsl_without_array(type)) ? 2 : 1; in get_unmoveable_components_masks() local 327 comps_slot2 = (elements * dmul) - num_comps; in get_unmoveable_components_masks() 339 ((1 << (elements * dmul)) - 1) << var->data.location_frac; in get_unmoveable_components_masks()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | Mips64r6InstrInfo.td | 74 class DMUL_R6_DESC : MUL_R6_DESC_BASE<"dmul", GPR64Opnd, II_DMUL, mul>;
|
D | Mips64InstrInfo.td | 524 def DMUL : ArithLogicR<"dmul", GPR64Opnd, 1, II_DMUL, mul>, 1115 "dmul\t$rs, $rt, $imm">, 1128 "dmul\t$rs, $rt, $rd"> {
|
/third_party/mesa3d/src/gallium/auxiliary/gallivm/ |
D | lp_bld_nir_soa.c | 326 int dmul = bit_size == 64 ? 2 : 1; in emit_load_var() local 340 int idx = (i * dmul) + location_frac; in emit_load_var() 480 int idx = (i * dmul) + location_frac; in emit_load_var()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/ |
D | MipsGenAsmMatcher.inc | 4990 "mtc1\005dmtc2\006dmtgc0\004dmuh\005dmuhu\004dmul\005dmulo\006dmulou\005" 6399 …{ 3403 /* dmul */, Mips::DMUL, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasC… 6400 …{ 3403 /* dmul */, Mips::DMULMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS… 6401 …{ 3403 /* dmul */, Mips::DMUL_R6, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_H… 6402 …{ 3403 /* dmul */, Mips::DMUL, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasC… 6403 …{ 3403 /* dmul */, Mips::DMULImmMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm32_Relaxed1_2,… 9606 { 3403 /* dmul */, 3 /* 0, 1 */, MCK_GPR64AsmReg, AMFBS_HasCnMips }, 9607 { 3403 /* dmul */, 7 /* 0, 1, 2 */, MCK_GPR64AsmReg, AMFBS_HasMips3_NotMips64r6_NotCnMips }, 9608 { 3403 /* dmul */, 7 /* 0, 1, 2 */, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips }, 9609 { 3403 /* dmul */, 7 /* 0, 1, 2 */, MCK_GPR64AsmReg, AMFBS_HasCnMips }, [all …]
|