Home
last modified time | relevance | path

Searched refs:enabled_rb_mask (Results 1 – 10 of 10) sorted by relevance

/third_party/mesa3d/src/amd/vulkan/
Dradv_query.c144 unsigned enabled_rb_mask = device->physical_device->rad_info.enabled_rb_mask; in build_occlusion_query_shader() local
168 nir_ssa_def *enabled_cond = nir_iand(&b, nir_imm_int(&b, enabled_rb_mask), in build_occlusion_query_shader()
1040 uint32_t enabled_rb_mask = device->physical_device->rad_info.enabled_rb_mask; in radv_GetQueryPoolResults() local
1047 if (!(enabled_rb_mask & (1 << i))) in radv_GetQueryPoolResults()
1243 unsigned enabled_rb_mask = cmd_buffer->device->physical_device->rad_info.enabled_rb_mask; in radv_CmdCopyQueryPoolResults() local
1244 uint32_t rb_avail_offset = 16 * util_last_bit(enabled_rb_mask) - 4; in radv_CmdCopyQueryPoolResults()
Dsi_cmd_buffer.c164 unsigned rb_mask = physical_device->rad_info.enabled_rb_mask; in si_set_raster_config()
/third_party/mesa3d/src/amd/common/
Dac_gpu_info.h224 uint32_t enabled_rb_mask; /* GCN harvest config */ member
Dac_gpu_info.c967 info->enabled_rb_mask = amdinfo->enabled_rb_pipes_mask; in ac_query_gpu_info()
1277 fprintf(f, " enabled_rb_mask = 0x%x\n", info->enabled_rb_mask); in ac_print_gpu_info()
1453 unsigned rb_mask = info->enabled_rb_mask; in ac_get_harvested_configs()
Dac_surface.c465 regValue.backendDisables = info->enabled_rb_mask; in ac_addrlib_create()
/third_party/mesa3d/src/gallium/drivers/r600/
Dr600_query.c541 unsigned enabled_rb_mask = rscreen->info.enabled_rb_mask; in r600_query_hw_prepare_buffer() local
549 if (!(enabled_rb_mask & (1<<i))) { in r600_query_hw_prepare_buffer()
1881 rscreen->info.enabled_rb_mask = mask; in r600_query_fix_enabled_rb_mask()
1924 mask != rscreen->info.enabled_rb_mask) { in r600_query_fix_enabled_rb_mask()
1927 rscreen->info.enabled_rb_mask = mask; in r600_query_fix_enabled_rb_mask()
Dr600_pipe_common.c1318 printf("enabled_rb_mask = 0x%x\n", rscreen->info.enabled_rb_mask); in r600_common_screen_init()
/third_party/mesa3d/src/gallium/winsys/radeon/drm/
Dradeon_drm_winsys.c452 ws->info.enabled_rb_mask = u_bit_consecutive(0, ws->info.max_render_backends); in do_winsys_init()
459 &ws->info.enabled_rb_mask); in do_winsys_init()
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_query.c620 unsigned enabled_rb_mask = screen->info.enabled_rb_mask; in si_query_hw_prepare_buffer() local
628 if (!(enabled_rb_mask & (1 << i))) { in si_query_hw_prepare_buffer()
Dsi_state.c2296 const unsigned max_eqaa_samples = util_bitcount(sscreen->info.enabled_rb_mask) <= 1 ? 8 : 16; in si_is_format_supported()
5322 unsigned rb_mask = sscreen->info.enabled_rb_mask; in si_set_raster_config()