Home
last modified time | relevance | path

Searched refs:opsel (Results 1 – 15 of 15) sorted by relevance

/third_party/mesa3d/src/amd/compiler/
Daco_optimizer.cpp840 !(instr->vop3().opsel & (1 << idx))) { in can_apply_extract()
883 instr->vop3().opsel |= 1 << idx; in apply_extract()
1502 vop3.omod != 0 || vop3.opsel != 0) in label_instruction()
1767 uint8_t opsel = 0; in combine_ordering_test() local
1789 if (vop3.neg[0] != vop3.neg[1] || vop3.abs[0] != vop3.abs[1] || vop3.opsel == 1 || in combine_ordering_test()
1790 vop3.opsel == 2) in combine_ordering_test()
1794 opsel |= (vop3.opsel & 1) << i; in combine_ordering_test()
1826 if (neg[0] || neg[1] || abs[0] || abs[1] || opsel || num_sgprs > 1) { in combine_ordering_test()
1833 vop3->opsel = opsel; in combine_ordering_test()
1908 new_vop3->opsel = cmp_vop3.opsel; in combine_comparison_ordering()
[all …]
Daco_print_ir.cpp567 if (vop3.opsel & (1 << 3)) in print_instr_format_specific()
658 bool* const opsel = (bool*)alloca(instr->operands.size() * sizeof(bool)); in aco_print_instr() local
662 opsel[i] = false; in aco_print_instr()
669 opsel[i] = vop3.opsel & (1 << i); in aco_print_instr()
676 opsel[i] = false; in aco_print_instr()
683 opsel[i] = false; in aco_print_instr()
696 if (opsel[i]) in aco_print_instr()
699 if (opsel[i]) in aco_print_instr()
Daco_opt_value_numbering.cpp173 return a3.clamp == b3.clamp && a3.omod == b3.omod && a3.opsel == b3.opsel; in operator ()()
Daco_validate.cpp226 check(vop3.opsel == 0 || program->chip_class >= GFX9, in validate_ir()
233 check((vop3.opsel & (1 << i)) == 0, "Unexpected opsel for operand", instr.get()); in validate_ir()
236 check((vop3.opsel & (1 << 3)) == 0, "Unexpected opsel for sub-dword definition", in validate_ir()
Daco_lower_to_hw_instr.cpp657 perm->vop3().opsel = 1; /* FI (Fetch Inactive) */ in emit_reduction()
791 perm->vop3().opsel = 1; /* FI (Fetch Inactive) */ in emit_reduction()
1095 instr->vop3().opsel = 0; in copy_constant()
1100 instr->vop3().opsel = 2; in copy_constant()
1361 instr->vop3().opsel = hi.physReg().byte() | (lo.physReg().byte() >> 1); in do_pack_2x16()
Daco_ir.cpp317 if (vop3->clamp || vop3->omod || vop3->opsel) in can_use_DPP()
Daco_ir.h1383 uint8_t opsel : 4; member
1739 return vop3.opsel || vop3.clamp || vop3.omod; in usesModifiers()
Daco_assembler.cpp618 encoding |= vop3.opsel << 11; in emit_instruction()
Daco_register_allocation.cpp521 instr->vop3().opsel |= 1 << idx; in add_subdword_operand()
647 instr->vop3().opsel |= (1 << 3); /* dst in high half */ in add_subdword_definition()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DVOP3PInstructions.td19 // VOP3 neg/abs and VOP3P opsel/opsel_hi modifiers are allowed.
DVOP3Instructions.td808 // FIXME-GFX10-OPSEL: Need to add "selective" opsel support to some of these
/third_party/mesa3d/docs/relnotes/
D20.2.0.rst3844 - aco: allow GFX9 partial writes with instructions which use opsel
3848 - aco: fix sub-dword opsel/sdwa checks
3849 - aco: fix validation of opsel when set for the definition
D19.3.0.rst2822 - aco: Assemble opsel in VOP3 instructions.
D20.1.0.rst3550 - aco: print and validate opsel
D20.3.0.rst4112 - aco: don't allow destination opsel for v_cvt_pknorm