• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 // SPDX-License-Identifier: (GPL-2.0+ or MIT)
2 /*
3  * Copyright (C) 2020 frank@allwinnertech.com
4  */
5 
6 #ifndef _DT_BINDINGS_CLK_SUN50IW10_H_
7 #define _DT_BINDINGS_CLK_SUN50IW10_H_
8 
9 #define CLK_OSC12M		0
10 #define CLK_PLL_CPUX		1
11 #define CLK_PLL_DDR0		2
12 #define CLK_PLL_PERIPH0		3
13 #define CLK_PLL_PERIPH0_2X	4
14 #define CLK_PLL_PERIPH1		5
15 #define CLK_PLL_PERIPH1_2X	6
16 #define CLK_PLL_GPU		7
17 #define CLK_PLL_VIDEO0		8
18 #define CLK_PLL_VIDEO0_2X	9
19 #define CLK_PLL_VIDEO0_4X	10
20 #define CLK_PLL_VIDEO1		11
21 #define CLK_PLL_VIDEO1_2X	12
22 #define CLK_PLL_VIDEO1_4X	13
23 #define CLK_PLL_VIDEO2		14
24 #define CLK_PLL_VIDEO2_2X	15
25 #define CLK_PLL_VIDEO2_4X	16
26 #define CLK_PLL_VIDEO3		17
27 #define CLK_PLL_VIDEO3_2X	18
28 #define CLK_PLL_VIDEO3_4X	19
29 #define CLK_PLL_VE		20
30 #define CLK_PLL_COM		21
31 #define CLK_PLL_COM_AUDIO	22
32 #define CLK_PLL_AUDIO		23
33 #define CLK_CPUX		24
34 #define CLK_AXI			25
35 #define CLK_CPUX_APB		26
36 #define CLK_PSI_AHB1_AHB2	27
37 #define CLK_AHB3		28
38 #define CLK_APB1		29
39 #define CLK_APB2		30
40 #define CLK_MBUS		31
41 #define CLK_DE0			32
42 #define CLK_DE1			33
43 #define CLK_BUS_DE0		34
44 #define CLK_BUS_DE1		35
45 #define CLK_EINK		36
46 #define CLK_BUS_EINK		37
47 #define CLK_G2D			38
48 #define CLK_BUS_G2D		39
49 #define CLK_EINK_PANEL		40
50 #define CLK_GPU			41
51 #define CLK_BUS_GPU		42
52 #define CLK_CE			43
53 #define CLK_BUS_CE		44
54 #define CLK_VE			45
55 #define CLK_BUS_VE		46
56 #define CLK_BUS_DMA		47
57 #define CLK_BUS_MSGBOX		48
58 #define CLK_BUS_SPINLOCK	49
59 #define CLK_BUS_HSTIMER		50
60 #define CLK_AVS			51
61 #define CLK_BUS_DBG		52
62 #define CLK_BUS_PSI		53
63 #define CLK_BUS_PWM		54
64 #define CLK_BUS_IOMMU		55
65 #define CLK_MBUS_DMA		56
66 #define CLK_MBUS_VE		57
67 #define CLK_MBUS_CE		58
68 #define CLK_MBUS_NAND		59
69 #define CLK_MBUS_CSI		60
70 #define CLK_MBUS_ISP		61
71 #define CLK_MBUS_G2D		62
72 #define CLK_BUS_DRAM		63
73 #define CLK_NAND0		64
74 #define CLK_NAND1		65
75 #define CLK_BUS_NAND		66
76 #define CLK_MMC0		67
77 #define CLK_MMC1		68
78 #define CLK_MMC2		69
79 #define CLK_MMC3		70
80 #define CLK_BUS_MMC0		71
81 #define CLK_BUS_MMC1		72
82 #define CLK_BUS_MMC2		73
83 #define CLK_BUS_MMC3		74
84 #define CLK_BUS_UART0		75
85 #define CLK_BUS_UART1		76
86 #define CLK_BUS_UART2		77
87 #define CLK_BUS_UART3		78
88 #define CLK_BUS_UART4		79
89 #define CLK_BUS_UART5		80
90 #define CLK_BUS_UART6		81
91 #define CLK_BUS_I2C0		82
92 #define CLK_BUS_I2C1		83
93 #define CLK_BUS_I2C2		84
94 #define CLK_BUS_I2C3		85
95 #define CLK_BUS_I2C4		86
96 #define CLK_BUS_I2C5		87
97 #define CLK_SPI0		88
98 #define CLK_SPI1		89
99 #define CLK_SPI2		90
100 #define CLK_BUS_SPI0		91
101 #define CLK_BUS_SPI1		92
102 #define CLK_BUS_SPI2		93
103 #define CLK_EMAC0_25M		94
104 #define CLK_EMAC1_25M		95
105 #define CLK_BUS_EMAC0		96
106 #define CLK_BUS_EMAC1		97
107 #define CLK_IR_RX		98
108 #define CLK_BUS_IR_RX		99
109 #define CLK_IR_TX		100
110 #define CLK_BUS_IR_TX		101
111 #define CLK_BUS_GPADC		102
112 #define CLK_BUS_THS		103
113 #define CLK_I2S0		104
114 #define CLK_I2S1		105
115 #define CLK_I2S2		106
116 #define CLK_I2S3		107
117 #define CLK_BUS_I2S0		108
118 #define CLK_BUS_I2S1		109
119 #define CLK_BUS_I2S2		110
120 #define CLK_BUS_I2S3		111
121 #define CLK_SPDIF		112
122 #define CLK_BUS_SPDIF		113
123 #define CLK_DMIC		114
124 #define CLK_BUS_DMIC		115
125 #define CLK_AUDIO_DAC		116
126 #define CLK_AUDIO_ADC		117
127 #define CLK_AUDIO_4X		118
128 #define CLK_BUS_AUDIO_CODEC	119
129 #define CLK_USB_OHCI0		120
130 #define CLK_USB_PHY0		121
131 #define CLK_USB_OHCI1		122
132 #define CLK_USB_PHY1		123
133 #define CLK_BUS_OHCI0		124
134 #define CLK_BUS_OHCI1		125
135 #define CLK_BUS_EHCI0		126
136 #define CLK_BUS_EHCI1		127
137 #define CLK_BUS_OTG		128
138 #define CLK_BUS_LRADC		129
139 #define CLK_BUS_DPSS_TOP0	130
140 #define CLK_BUS_DPSS_TOP1	131
141 #define CLK_MIPI_DSI		132
142 #define CLK_BUS_MIPI_DSI	133
143 #define CLK_TCON_LCD0		134
144 #define CLK_TCON_LCD1		135
145 #define CLK_BUS_TCON_LCD0	136
146 #define CLK_BUS_TCON_LCD1	137
147 #define CLK_LEDC		138
148 #define CLK_BUS_LEDC		139
149 #define CLK_CSI_TOP		140
150 #define CLK_CSI0_MCLK		141
151 #define CLK_CSI1_MCLK		142
152 #define CLK_BUS_CSI		143
153 #define CLK_CSI_ISP		144
154 
155 #endif /* _DT_BINDINGS_CLK_SUN50IW10_H_ */
156