/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MC/ |
D | MCInstrAnalysis.h | 109 unsigned CPUID) const { in isZeroIdiom() 134 unsigned CPUID) const { in isDependencyBreaking() 145 unsigned CPUID) const { in isOptimizableRegisterMove()
|
D | MCSubtargetInfo.h | 215 unsigned CPUID) const { in resolveVariantSchedClass()
|
/third_party/skia/third_party/externals/swiftshader/src/System/ |
D | CPUID.hpp | 28 class CPUID class
|
/third_party/skia/third_party/externals/swiftshader/src/Reactor/ |
D | CPUID.hpp | 28 class CPUID class
|
D | SubzeroReactor.cpp | 287 class CPUID class
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/MC/ |
D | MCSchedule.cpp | 75 unsigned CPUID = getProcessorID(); in computeInstrLatency() local 121 unsigned CPUID = getProcessorID(); in getReciprocalThroughput() local
|
/third_party/skia/third_party/externals/swiftshader/src/Common/ |
D | CPUID.hpp | 28 class CPUID class
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/MCA/ |
D | InstrBuilder.cpp | 524 unsigned CPUID = SM.getProcessorID(); in createInstrDescImpl() local
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/BinaryFormat/ |
D | Minidump.h | 150 support::ulittle32_t CPUID; member
|
/third_party/cmsis/CMSIS/Core/Include/ |
D | core_cm0.h | 343 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_cm1.h | 343 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_sc000.h | 354 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_cm0plus.h | 357 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_armv8mbl.h | 385 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_cm3.h | 381 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_sc300.h | 381 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_cm4.h | 447 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_cm23.h | 385 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_cm7.h | 462 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_armv8mml.h | 506 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_cm33.h | 506 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_cm35p.h | 506 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_armv81mml.h | 513 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
D | core_cm55.h | 513 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
|
/third_party/mesa3d/src/mesa/x86/ |
D | assyntax.h | 804 #define CPUID CHOICE(D_BYTE ARG2(15, 162), cpuid, D_BYTE ARG2(15, 162)) macro 1151 #define CPUID cpuid macro
|