Home
last modified time | relevance | path

Searched defs:CPUID (Results 1 – 25 of 25) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MC/
DMCInstrAnalysis.h109 unsigned CPUID) const { in isZeroIdiom()
134 unsigned CPUID) const { in isDependencyBreaking()
145 unsigned CPUID) const { in isOptimizableRegisterMove()
DMCSubtargetInfo.h215 unsigned CPUID) const { in resolveVariantSchedClass()
/third_party/skia/third_party/externals/swiftshader/src/System/
DCPUID.hpp28 class CPUID class
/third_party/skia/third_party/externals/swiftshader/src/Reactor/
DCPUID.hpp28 class CPUID class
DSubzeroReactor.cpp287 class CPUID class
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/MC/
DMCSchedule.cpp75 unsigned CPUID = getProcessorID(); in computeInstrLatency() local
121 unsigned CPUID = getProcessorID(); in getReciprocalThroughput() local
/third_party/skia/third_party/externals/swiftshader/src/Common/
DCPUID.hpp28 class CPUID class
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/MCA/
DInstrBuilder.cpp524 unsigned CPUID = SM.getProcessorID(); in createInstrDescImpl() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/BinaryFormat/
DMinidump.h150 support::ulittle32_t CPUID; member
/third_party/cmsis/CMSIS/Core/Include/
Dcore_cm0.h343 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_cm1.h343 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_sc000.h354 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_cm0plus.h357 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_armv8mbl.h385 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_cm3.h381 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_sc300.h381 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_cm4.h447 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_cm23.h385 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_cm7.h462 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_armv8mml.h506 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_cm33.h506 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_cm35p.h506 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_armv81mml.h513 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
Dcore_cm55.h513 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ member
/third_party/mesa3d/src/mesa/x86/
Dassyntax.h804 #define CPUID CHOICE(D_BYTE ARG2(15, 162), cpuid, D_BYTE ARG2(15, 162)) macro
1151 #define CPUID cpuid macro