Home
last modified time | relevance | path

Searched +full:imx8mm +full:- +full:ddrc (Results 1 – 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/interconnect/
Dfsl,imx8m-noc.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/interconnect/fsl,imx8m-noc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Leonard Crestez <leonard.crestez@nxp.com>
18 for normal (non-secure) world.
20 The buses are based on externally licensed IPs such as ARM NIC-301 and
27 - items:
28 - enum:
29 - fsl,imx8mn-nic
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/memory-controllers/fsl/
Dimx8m-ddrc.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/fsl/imx8m-ddrc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Leonard Crestez <leonard.crestez@nxp.com>
13 The DDRC block is integrated in i.MX8M for interfacing with DDR based
18 switching is implemented by TF-A code which runs from a SRAM area.
20 The Linux driver for the DDRC doesn't even map registers (they're included
27 - enum:
28 - fsl,imx8mn-ddrc
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/
Dimx8mm-evk.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright 2019-2020 NXP
6 /dts-v1/;
8 #include <dt-bindings/usb/pd.h>
9 #include "imx8mm-evk.dtsi"
13 compatible = "fsl,imx8mm-evk", "fsl,imx8mm";
20 &ddrc {
21 operating-points-v2 = <&ddrc_opp_table>;
23 ddrc_opp_table: opp-table {
24 compatible = "operating-points-v2";
[all …]
Dimx8mm.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/imx8mm-clock.h>
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/thermal/thermal.h>
12 #include "imx8mm-pinfunc.h"
15 interrupt-parent = <&gic>;
16 #address-cells = <2>;
17 #size-cells = <2>;
[all …]
Dimx8mn.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/imx8mn-clock.h>
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/thermal/thermal.h>
12 #include "imx8mn-pinfunc.h"
15 interrupt-parent = <&gic>;
16 #address-cells = <2>;
17 #size-cells = <2>;
[all …]
Dimx8mm-var-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "imx8mm.dtsi"
10 model = "Variscite VAR-SOM-MX8MM module";
11 compatible = "variscite,var-som-mx8mm", "fsl,imx8mm";
14 stdout-path = &uart4;
22 reg_eth_phy: regulator-eth-phy {
23 compatible = "regulator-fixed";
24 pinctrl-names = "default";
25 pinctrl-0 = <&pinctrl_reg_eth_phy>;
26 regulator-name = "eth_phy_pwr";
[all …]
/kernel/linux/linux-5.10/drivers/interconnect/imx/
Dimx8mm.c1 // SPDX-License-Identifier: GPL-2.0
6 * Copyright (c) 2019-2020, NXP
13 #include <dt-bindings/interconnect/imx8mm.h>
20 .phandle_name = "fsl,ddrc",
98 .name = "imx8mm-interconnect",
105 MODULE_ALIAS("platform:imx8mm-interconnect");
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/
D0010_linux_tools.patch7 Change-Id: Iae021412b0487eb94f4a92f5d54464fb539e5ef8
9 diff --git a/Makefile b/Makefile
11 --- a/Makefile
13 @@ -496,7 +496,6 @@ LINUXINCLUDE := \
14 KBUILD_AFLAGS := -D__ASSEMBLY__ -fno-PIE
15 KBUILD_CFLAGS := -Wall -Wundef -Werror=strict-prototypes -Wno-trigraphs \
16 -fno-strict-aliasing -fno-common -fshort-wchar -fno-PIE \
17 - -Werror=implicit-function-declaration -Werror=implicit-int \
18 -Werror=return-type -Wno-format-security \
19 -std=gnu89
[all …]
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0033_linux_drivers_soc_scsi_spi_tee_thermal.patch7 Change-Id: I1ba947d26a24ae6708961a663867e136c1171c8d
9 diff --git a/drivers/scsi/scsi_error.c b/drivers/scsi/scsi_error.c
11 --- a/drivers/scsi/scsi_error.c
13 @@ -63,6 +63,13 @@ static int scsi_eh_try_stu(struct scsi_cmnd *scmd);
23 +/* called with shost->host_lock held */
26 lockdep_assert_held(shost->host_lock);
27 @@ -72,6 +79,11 @@ void scsi_eh_wakeup(struct Scsi_Host *shost)
28 wake_up_process(shost->ehandler);
31 + } else if ((shost->host_failed > 0) || (sg_io_buffer_hack != NULL)) {
33 + wake_up_process(shost->ehandler);
[all …]