Home
last modified time | relevance | path

Searched refs:MODE (Results 1 – 25 of 62) sorted by relevance

123

/device/soc/st/stm32f4xx/sdk/Drivers/STM32F4xx_HAL_Driver/Inc/
Dstm32f4xx_hal_adc_ex.h320 #define IS_ADC_MODE(MODE) (((MODE) == ADC_MODE_INDEPENDENT) || \ argument
321 ((MODE) == ADC_DUALMODE_REGSIMULT_INJECSIMULT) || \
322 ((MODE) == ADC_DUALMODE_REGSIMULT_ALTERTRIG) || \
323 ((MODE) == ADC_DUALMODE_INJECSIMULT) || \
324 ((MODE) == ADC_DUALMODE_REGSIMULT) || \
325 ((MODE) == ADC_DUALMODE_INTERL) || \
326 ((MODE) == ADC_DUALMODE_ALTERTRIG) || \
327 ((MODE) == ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT) || \
328 ((MODE) == ADC_TRIPLEMODE_REGSIMULT_AlterTrig) || \
329 ((MODE) == ADC_TRIPLEMODE_INJECSIMULT) || \
[all …]
Dstm32f4xx_hal_gpio.h284 #define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) ||\ argument
285 ((MODE) == GPIO_MODE_OUTPUT_PP) ||\
286 ((MODE) == GPIO_MODE_OUTPUT_OD) ||\
287 ((MODE) == GPIO_MODE_AF_PP) ||\
288 ((MODE) == GPIO_MODE_AF_OD) ||\
289 ((MODE) == GPIO_MODE_IT_RISING) ||\
290 ((MODE) == GPIO_MODE_IT_FALLING) ||\
291 ((MODE) == GPIO_MODE_IT_RISING_FALLING) ||\
292 ((MODE) == GPIO_MODE_EVT_RISING) ||\
293 ((MODE) == GPIO_MODE_EVT_FALLING) ||\
[all …]
Dstm32f4xx_hal_dcmi_ex.h174 #define IS_DCMI_BYTE_SELECT_MODE(MODE)(((MODE) == DCMI_BSM_ALL) || \ argument
175 ((MODE) == DCMI_BSM_OTHER) || \
176 ((MODE) == DCMI_BSM_ALTERNATE_4) || \
177 ((MODE) == DCMI_BSM_ALTERNATE_2))
182 #define IS_DCMI_LINE_SELECT_MODE(MODE)(((MODE) == DCMI_LSM_ALL) || \ argument
183 ((MODE) == DCMI_LSM_ALTERNATE_2))
Dstm32f4xx_hal_pwr.h400 #define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALL… argument
401 … ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || \
402 … ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || \
403 ((MODE) == PWR_PVD_MODE_NORMAL))
Dstm32f4xx_hal_fmpsmbus.h565 #define IS_FMPSMBUS_ADDRESSING_MODE(MODE) (((MODE) == FMPSMBUS_ADDRESSINGMODE_7BIT… argument
566 ((MODE) == FMPSMBUS_ADDRESSINGMODE_10BIT))
589 #define IS_FMPSMBUS_PERIPHERAL_MODE(MODE) (((MODE) == FMPSMBUS_PERIPHERAL_MODE_FMP… argument
590 … ((MODE) == FMPSMBUS_PERIPHERAL_MODE_FMPSMBUS_SLAVE) || \
591 … ((MODE) == FMPSMBUS_PERIPHERAL_MODE_FMPSMBUS_SLAVE_ARP))
593 #define IS_FMPSMBUS_TRANSFER_MODE(MODE) (((MODE) == FMPSMBUS_RELOAD_MODE) … argument
594 … ((MODE) == FMPSMBUS_AUTOEND_MODE) || \
595 … ((MODE) == FMPSMBUS_SOFTEND_MODE) || \
596 … ((MODE) == FMPSMBUS_SENDPEC_MODE) || \
597 … ((MODE) == (FMPSMBUS_RELOAD_MODE | FMPSMBUS_SENDPEC_MODE)) || \
[all …]
Dstm32f4xx_hal_dcmi.h505 #define IS_DCMI_CAPTURE_MODE(MODE)(((MODE) == DCMI_MODE_CONTINUOUS) || \ argument
506 ((MODE) == DCMI_MODE_SNAPSHOT))
508 #define IS_DCMI_SYNCHRO(MODE)(((MODE) == DCMI_SYNCHRO_HARDWARE) || \ argument
509 ((MODE) == DCMI_SYNCHRO_EMBEDDED))
/device/soc/st/common/platform/stm32mp1xx_hal/STM32MP1xx_HAL_Driver/Inc/
Dstm32mp1xx_hal_gpio.h320 #define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) ||\ argument
321 ((MODE) == GPIO_MODE_OUTPUT_PP) ||\
322 ((MODE) == GPIO_MODE_OUTPUT_OD) ||\
323 ((MODE) == GPIO_MODE_AF_PP) ||\
324 ((MODE) == GPIO_MODE_AF_OD) ||\
325 ((MODE) == GPIO_MODE_IT_RISING) ||\
326 ((MODE) == GPIO_MODE_IT_FALLING) ||\
327 ((MODE) == GPIO_MODE_IT_RISING_FALLING) ||\
328 ((MODE) == GPIO_MODE_EVT_RISING) ||\
329 ((MODE) == GPIO_MODE_EVT_FALLING) ||\
[all …]
Dstm32mp1xx_hal_qspi.h673 #define IS_QSPI_DUAL_FLASH_MODE(MODE) (((MODE) == QSPI_DUALFLASH_ENABLE) || \ argument
674 ((MODE) == QSPI_DUALFLASH_DISABLE))
690 #define IS_QSPI_INSTRUCTION_MODE(MODE) (((MODE) == QSPI_INSTRUCTION_NONE) || \ argument
691 ((MODE) == QSPI_INSTRUCTION_1_LINE) || \
692 ((MODE) == QSPI_INSTRUCTION_2_LINES) || \
693 ((MODE) == QSPI_INSTRUCTION_4_LINES))
695 #define IS_QSPI_ADDRESS_MODE(MODE) (((MODE) == QSPI_ADDRESS_NONE) || \ argument
696 ((MODE) == QSPI_ADDRESS_1_LINE) || \
697 ((MODE) == QSPI_ADDRESS_2_LINES) || \
698 ((MODE) == QSPI_ADDRESS_4_LINES))
[all …]
Dstm32mp1xx_hal_spi.h929 #define IS_SPI_MODE(MODE) (((MODE) == SPI_MODE_SLAVE) || \ argument
930 ((MODE) == SPI_MODE_MASTER))
932 #define IS_SPI_DIRECTION(MODE) (((MODE) == SPI_DIRECTION_2LINES) || \ argument
933 ((MODE) == SPI_DIRECTION_2LINES_RXONLY) || \
934 ((MODE) == SPI_DIRECTION_1LINE) || \
935 ((MODE) == SPI_DIRECTION_2LINES_TXONLY))
937 #define IS_SPI_DIRECTION_2LINES(MODE) ((MODE) == SPI_DIRECTION_2LINES) argument
939 #define IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(MODE) ( \ argument
940 ((MODE) == SPI_DIRECTION_2LINES)|| \
941 ((MODE) == SPI_DIRECTION_1LINE) || \
[all …]
Dstm32mp1xx_hal_dac_ex.h108 #define IS_DAC_HIGH_FREQUENCY_MODE(MODE) (((MODE) == DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE) … argument
109 … ((MODE) == DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ) || \
110 ((MODE) == DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC))
116 #define IS_DAC_SAMPLEANDHOLD(MODE) (((MODE) == DAC_SAMPLEANDHOLD_DISABLE) || \ argument
117 ((MODE) == DAC_SAMPLEANDHOLD_ENABLE))
Dstm32mp1xx_hal_sai.h859 #define IS_SAI_BLOCK_MODE(MODE) (((MODE) == SAI_MODEMASTER_TX) || \ argument
860 ((MODE) == SAI_MODEMASTER_RX) || \
861 ((MODE) == SAI_MODESLAVE_TX) || \
862 ((MODE) == SAI_MODESLAVE_RX))
909 #define IS_SAI_BLOCK_COMPANDING_MODE(MODE) (((MODE) == SAI_NOCOMPANDING) || \ argument
910 ((MODE) == SAI_ULAW_1CPL_COMPANDING) || \
911 ((MODE) == SAI_ALAW_1CPL_COMPANDING) || \
912 ((MODE) == SAI_ULAW_2CPL_COMPANDING) || \
913 ((MODE) == SAI_ALAW_2CPL_COMPANDING))
924 #define IS_SAI_MONO_STEREO_MODE(MODE) (((MODE) == SAI_MONOMODE) ||\ argument
[all …]
Dstm32mp1xx_hal_dfsdm.h722 #define IS_DFSDM_CHANNEL_DATA_PACKING(MODE) (((MODE) == DFSDM_CHANNEL_STANDARD_MODE) || \ argument
723 … ((MODE) == DFSDM_CHANNEL_INTERLEAVED_MODE) || \
724 ((MODE) == DFSDM_CHANNEL_DUAL_MODE))
727 #define IS_DFSDM_CHANNEL_SERIAL_INTERFACE_TYPE(MODE) (((MODE) == DFSDM_CHANNEL_SPI_RISING) || \ argument
728 ((MODE) == DFSDM_CHANNEL_SPI_FALLING) || \
729 … ((MODE) == DFSDM_CHANNEL_MANCHESTER_RISING) || \
730 ((MODE) == DFSDM_CHANNEL_MANCHESTER_FALLING))
786 #define IS_DFSDM_CONTINUOUS_MODE(MODE) (((MODE) == DFSDM_CONTINUOUS_CONV_OFF) || \ argument
787 ((MODE) == DFSDM_CONTINUOUS_CONV_ON))
Dstm32mp1xx_hal_i2c.h592 #define IS_I2C_ADDRESSING_MODE(MODE) (((MODE) == I2C_ADDRESSINGMODE_7BIT) || \ argument
593 ((MODE) == I2C_ADDRESSINGMODE_10BIT))
616 #define IS_TRANSFER_MODE(MODE) (((MODE) == I2C_RELOAD_MODE) || \ argument
617 ((MODE) == I2C_AUTOEND_MODE) || \
618 ((MODE) == I2C_SOFTEND_MODE))
/device/soc/st/stm32f407zg/uniproton/board/common/STM32F4xx_StdPeriph_Driver/inc/
Dstm32f4xx_tim.h246 #define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) || \ argument
247 ((MODE) == TIM_OCMode_Active) || \
248 ((MODE) == TIM_OCMode_Inactive) || \
249 ((MODE) == TIM_OCMode_Toggle)|| \
250 ((MODE) == TIM_OCMode_PWM1) || \
251 ((MODE) == TIM_OCMode_PWM2))
252 #define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || \ argument
253 ((MODE) == TIM_OCMode_Active) || \
254 ((MODE) == TIM_OCMode_Inactive) || \
255 ((MODE) == TIM_OCMode_Toggle)|| \
[all …]
Dstm32f4xx_adc.h128 #define IS_ADC_MODE(MODE) (((MODE) == ADC_Mode_Independent) || \ argument
129 ((MODE) == ADC_DualMode_RegSimult_InjecSimult) || \
130 ((MODE) == ADC_DualMode_RegSimult_AlterTrig) || \
131 ((MODE) == ADC_DualMode_InjecSimult) || \
132 ((MODE) == ADC_DualMode_RegSimult) || \
133 ((MODE) == ADC_DualMode_Interl) || \
134 ((MODE) == ADC_DualMode_AlterTrig) || \
135 ((MODE) == ADC_TripleMode_RegSimult_InjecSimult) || \
136 ((MODE) == ADC_TripleMode_RegSimult_AlterTrig) || \
137 ((MODE) == ADC_TripleMode_InjecSimult) || \
[all …]
Dstm32f4xx_sai.h169 #define IS_SAI_BLOCK_MODE(MODE) (((MODE) == SAI_Mode_MasterTx) || \ argument
170 ((MODE) == SAI_Mode_MasterRx) || \
171 ((MODE) == SAI_Mode_SlaveTx) || \
172 ((MODE) == SAI_Mode_SlaveRx))
403 #define IS_SAI_BLOCK_MONO_STREO_MODE(MODE) (((MODE) == SAI_MonoMode) ||\ argument
404 ((MODE) == SAI_StreoMode))
448 #define IS_SAI_BLOCK_COMPANDING_MODE(MODE) (((MODE) == SAI_NoCompanding) || \ argument
449 ((MODE) == SAI_ULaw_1CPL_Companding) || \
450 ((MODE) == SAI_ALaw_1CPL_Companding) || \
451 ((MODE) == SAI_ULaw_2CPL_Companding) || \
[all …]
Dstm32f4xx_spi.h155 #define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || \ argument
156 ((MODE) == SPI_Direction_2Lines_RxOnly) || \
157 ((MODE) == SPI_Direction_1Line_Rx) || \
158 ((MODE) == SPI_Direction_1Line_Tx))
169 #define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || \ argument
170 ((MODE) == SPI_Mode_Slave))
267 #define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || \ argument
268 ((MODE) == I2S_Mode_SlaveRx) || \
269 ((MODE) == I2S_Mode_MasterTx)|| \
270 ((MODE) == I2S_Mode_MasterRx))
Dstm32f4xx_fsmc.h369 #define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \ argument
370 ((MODE) == FSMC_WrapMode_Enable))
414 #define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \ argument
415 ((MODE) == FSMC_ExtendedMode_Enable))
487 #define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \ argument
488 ((MODE) == FSMC_AccessMode_B) || \
489 ((MODE) == FSMC_AccessMode_C) || \
490 ((MODE) == FSMC_AccessMode_D))
Dstm32f4xx_can.h220 #define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || \ argument
221 ((MODE) == CAN_Mode_LoopBack)|| \
222 ((MODE) == CAN_Mode_Silent) || \
223 ((MODE) == CAN_Mode_Silent_LoopBack))
238 #define IS_CAN_OPERATING_MODE(MODE) (((MODE) == CAN_OperatingMode_Initialization) ||\ argument
239 ((MODE) == CAN_OperatingMode_Normal)|| \
240 ((MODE) == CAN_OperatingMode_Sleep))
334 #define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) || \ argument
335 ((MODE) == CAN_FilterMode_IdList))
Dstm32f4xx_dcmi.h118 #define IS_DCMI_CAPTURE_MODE(MODE)(((MODE) == DCMI_CaptureMode_Continuous) || \ argument
119 ((MODE) == DCMI_CaptureMode_SnapShot))
132 #define IS_DCMI_SYNCHRO(MODE)(((MODE) == DCMI_SynchroMode_Hardware) || \ argument
133 ((MODE) == DCMI_SynchroMode_Embedded))
Dstm32f4xx_fmc.h490 #define IS_FMC_WRAP_MODE(MODE) (((MODE) == FMC_WrapMode_Disable) || \ argument
491 ((MODE) == FMC_WrapMode_Enable))
538 #define IS_FMC_EXTENDED_MODE(MODE) (((MODE) == FMC_ExtendedMode_Disable) || \ argument
539 ((MODE) == FMC_ExtendedMode_Enable))
626 #define IS_FMC_ACCESS_MODE(MODE) (((MODE) == FMC_AccessMode_A) || \ argument
627 ((MODE) == FMC_AccessMode_B) || \
628 ((MODE) == FMC_AccessMode_C) || \
629 ((MODE) == FMC_AccessMode_D))
/device/soc/goodix/gr551x/sdk_liteos/gr551x_sdk/drivers/inc/
Dgr55xx_ll_pwm.h274 SET_BITS(PWMx->MODE, PWM_MODE_EN); in ll_pwm_enable()
289 CLEAR_BITS(PWMx->MODE, PWM_MODE_EN); in ll_pwm_disable()
304 return (READ_BITS(PWMx->MODE, PWM_MODE_EN) == (PWM_MODE_EN)); in ll_pwm_is_enabled()
319 SET_BITS(PWMx->MODE, PWM_MODE_PAUSE); in ll_pwm_enable_pause()
334 CLEAR_BITS(PWMx->MODE, PWM_MODE_PAUSE); in ll_pwm_disable_pause()
349 return (READ_BITS(PWMx->MODE, PWM_MODE_PAUSE) == (PWM_MODE_PAUSE)); in ll_pwm_is_enabled_pause()
367 MODIFY_REG(PWMx->MODE, PWM_MODE_BREATHEN, mode); in ll_pwm_set_mode()
384 return (READ_BITS(PWMx->MODE, PWM_MODE_BREATHEN)); in ll_pwm_get_mode()
399 SET_BITS(PWMx->MODE, PWM_MODE_DPENA); in ll_pwm_enable_positive_drive_channel_a()
414 CLEAR_BITS(PWMx->MODE, PWM_MODE_DPENA); in ll_pwm_disable_positive_drive_channel_a()
[all …]
Dgr55xx_hal_pwm.h240 #define HAL_PWM_ENABLE(__HANDLE__) SET_BITS((__HANDLE__)->p_instance->MODE, P…
246 #define HAL_PWM_DISABLE(__HANDLE__) CLEAR_BITS((__HANDLE__)->p_instance->MODE,…
252 #define HAL_PWM_ENABLE_BREATH(__HANDLE__) SET_BITS((__HANDLE__)->p_instance->MODE, P…
258 #define HAL_PWM_DISABLE_BREATH(__HANDLE__) CLEAR_BITS((__HANDLE__)->p_instance->MODE,…
Dgr55xx_hal_qspi.h599 __STATIC_INLINE bool IS_QSPI_INSTADDR_MODE(uint32_t MODE) in IS_QSPI_INSTADDR_MODE() argument
601 return (((MODE) == QSPI_INST_ADDR_ALL_IN_SPI) || \ in IS_QSPI_INSTADDR_MODE()
602 ((MODE) == QSPI_INST_IN_SPI_ADDR_IN_SPIFRF) || \ in IS_QSPI_INSTADDR_MODE()
603 ((MODE) == QSPI_INST_ADDR_ALL_IN_SPIFRF)); in IS_QSPI_INSTADDR_MODE()
610 __STATIC_INLINE bool IS_QSPI_DATA_MODE(uint32_t MODE) in IS_QSPI_DATA_MODE() argument
612 return (((MODE) == QSPI_DATA_MODE_SPI) || \ in IS_QSPI_DATA_MODE()
613 ((MODE) == QSPI_DATA_MODE_DUALSPI) || \ in IS_QSPI_DATA_MODE()
614 ((MODE) == QSPI_DATA_MODE_QUADSPI)); in IS_QSPI_DATA_MODE()
/device/soc/st/stm32f4xx/sdk/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/
Dstm32f4xx_hal_can_legacy.h725 #define IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) || \ argument
726 ((MODE) == CAN_MODE_LOOPBACK)|| \
727 ((MODE) == CAN_MODE_SILENT) || \
728 ((MODE) == CAN_MODE_SILENT_LOOPBACK))
735 #define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || \ argument
736 ((MODE) == CAN_FILTERMODE_IDLIST))

123