Home
last modified time | relevance | path

Searched refs:RCC_APB1PeriphResetCmd (Results 1 – 10 of 10) sorted by relevance

/device/soc/st/stm32f407zg/uniproton/board/common/STM32F4xx_StdPeriph_Driver/src/
Dstm32f4xx_usart.c200 RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE); in USART_DeInit()
201 RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE); in USART_DeInit()
205 RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE); in USART_DeInit()
206 RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE); in USART_DeInit()
210 RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE); in USART_DeInit()
211 RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE); in USART_DeInit()
215 RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE); in USART_DeInit()
216 RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE); in USART_DeInit()
225 RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE); in USART_DeInit()
226 RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE); in USART_DeInit()
[all …]
Dstm32f4xx_tim.c212 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE); in TIM_DeInit()
213 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE); in TIM_DeInit()
217 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE); in TIM_DeInit()
218 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE); in TIM_DeInit()
222 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE); in TIM_DeInit()
223 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE); in TIM_DeInit()
227 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE); in TIM_DeInit()
228 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE); in TIM_DeInit()
232 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE); in TIM_DeInit()
233 RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE); in TIM_DeInit()
[all …]
Dstm32f4xx_wwdg.c140 RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE); in WWDG_DeInit()
141 RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE); in WWDG_DeInit()
Dstm32f4xx_i2c.c145 RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE); in I2C_DeInit()
147 RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE); in I2C_DeInit()
152 RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE); in I2C_DeInit()
154 RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE); in I2C_DeInit()
161 RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE); in I2C_DeInit()
163 RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE); in I2C_DeInit()
Dstm32f4xx_spi.c239 RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE); in SPI_I2S_DeInit()
241 RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE); in SPI_I2S_DeInit()
246 RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE); in SPI_I2S_DeInit()
248 RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE); in SPI_I2S_DeInit()
Dstm32f4xx_pwr.c144 RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE); in PWR_DeInit()
145 RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE); in PWR_DeInit()
Dstm32f4xx_dac.c190 RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE); in DAC_DeInit()
192 RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE); in DAC_DeInit()
Dstm32f4xx_can.c174 RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE); in CAN_DeInit()
176 RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE); in CAN_DeInit()
181 RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE); in CAN_DeInit()
183 RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE); in CAN_DeInit()
Dstm32f4xx_rcc.c1829 void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState) in RCC_APB1PeriphResetCmd() function
/device/soc/st/stm32f407zg/uniproton/board/common/STM32F4xx_StdPeriph_Driver/inc/
Dstm32f4xx_rcc.h598 void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);