Home
last modified time | relevance | path

Searched refs:STATUS (Results 1 – 25 of 46) sorted by relevance

12

/device/soc/hpmicro/sdk/hpm_sdk/drivers/src/
Dhpm_i2c_drv.c169 while (!(ptr->STATUS & I2C_STATUS_CMPL_MASK)) { in i2c_master_address_read()
191 if (!(ptr->STATUS & I2C_STATUS_FIFOEMPTY_MASK)) { in i2c_master_address_read()
208 while (!(ptr->STATUS & I2C_STATUS_CMPL_MASK)) { in i2c_master_address_read()
217 ptr->STATUS |= I2C_STATUS_CMPL_MASK; in i2c_master_address_read()
250 if (!(ptr->STATUS & I2C_STATUS_FIFOFULL_MASK)) { in i2c_master_address_write()
266 while (!(ptr->STATUS & I2C_STATUS_CMPL_MASK)) { in i2c_master_address_write()
278 ptr->STATUS |= I2C_STATUS_CMPL_MASK; in i2c_master_address_write()
304 if (!(ptr->STATUS & I2C_STATUS_FIFOEMPTY_MASK)) { in i2c_master_read()
323 while (!(ptr->STATUS & I2C_STATUS_CMPL_MASK)) { in i2c_master_read()
333 if (!(ptr->STATUS & I2C_STATUS_ADDRHIT_MASK)) { in i2c_master_read()
[all …]
Dhpm_ffa_drv.c124 while (!IS_HPM_BITMASK_SET(ptr->STATUS, FFA_STATUS_OP_CMD_DONE_MASK)) { in ffa_calculate_fft_blocking()
127 uint32_t ffa_status = ptr->STATUS; in ffa_calculate_fft_blocking()
144 while (!IS_HPM_BITMASK_SET(ptr->STATUS, FFA_STATUS_OP_CMD_DONE_MASK)) { in ffa_calculate_fir_blocking()
147 uint32_t ffa_status = ptr->STATUS; in ffa_calculate_fir_blocking()
Dhpm_spi_drv.c22 status = ptr->STATUS; in spi_wait_for_idle_status()
42 status = ptr->STATUS; in spi_wait_for_busy_status()
106 status = ptr->STATUS; in spi_write_data()
154 status = ptr->STATUS; in spi_read_data()
203 status = ptr->STATUS; in spi_write_read_data()
/device/soc/esp/esp32/components/esp_rom/include/esp32/rom/
Duart.h240 STATUS uart_tx_one_char(uint8_t TxChar);
250 STATUS uart_tx_one_char2(uint8_t TxChar);
286 STATUS uart_rx_one_char(uint8_t *pRxChar);
308 STATUS UartRxString(uint8_t *pString, uint8_t MaxStrlen);
331 STATUS uart_rx_readbuff( RcvMsgBuff *pRxBuff, uint8_t *pRxByte);
342 STATUS UartGetCmdLn(uint8_t *pCmdLn);
392 STATUS SendMsg(uint8_t *pData, uint16_t DataLen);
408 STATUS RcvMsg(uint8_t *pData, uint16_t MaxDataLen, uint8_t is_sync);
/device/soc/asrmicro/asr582x/liteos_m/sdk/drivers/ble_inc/
Dsonata_mesh_api.h685 typedef int32_t STATUS ; typedef
969 typedef void (* model_msg_sent_cb)(mesh_model_msg_param_t *p_param, STATUS status) ;
1032 typedef STATUS (* client_msg_sent_cb)(mesh_client_msg_param_t *p_param, STATUS status) ;
1713 typedef STATUS (*mesh_core_evt_ind_cb)(mesh_core_evt_ind_t evt, mesh_core_evt_ind_params_t *p_param…
1725 typedef STATUS (*mesh_core_provisioner_evt_ind_cb)(mesh_core_provisioner_evt_ind_t evt,
1764 typedef STATUS (* msg_published_cb)(mesh_model_publish_param_t *p_param, STATUS status) ;
1817 STATUS mesh_msg_publish(mesh_model_publish_param_t *param, msg_published_cb end_cb);
1830 STATUS sonata_mesh_client_send_msg(mesh_client_msg_param_t *param, client_msg_sent_cb end_cb);
1843 STATUS sonata_mesh_msg_send(mesh_model_msg_param_t *param, model_msg_sent_cb sent_cb);
1859 STATUS sonata_mesh_model_register(uint32_t modelid, uint8_t element, bool is_main, sig_model_state_…
[all …]
/device/soc/hpmicro/sdk/hpm_sdk/drivers/inc/
Dhpm_i2c_drv.h155 return ptr->STATUS & I2C_STATUS_FIFOFULL_MASK; in i2c_fifo_is_full()
169 return ptr->STATUS & I2C_STATUS_FIFOHALF_MASK; in i2c_fifo_is_half()
180 return ptr->STATUS & I2C_STATUS_FIFOEMPTY_MASK; in i2c_fifo_is_empty()
221 ptr->STATUS |= (mask & I2C_EVENT_ALL_MASK); in i2c_clear_status()
234 return ptr->STATUS; in i2c_get_status()
Dhpm_tsns_drv.h77 return ptr->STATUS & TSNS_STATUS_VALID_MASK; in tsns_temperature_is_valid()
366 ptr->STATUS |= TSNS_STATUS_TRIGGER_MASK; in tsns_trigger_measurement()
Dhpm_pmon_drv.h42 return ptr->MONITOR[monitor_index].STATUS; in pmon_glich_detected()
Dhpm_ffa_drv.h135 return ptr->STATUS; in ffa_get_status()
/device/soc/st/stm32f407zg/uniproton/board/common/STM32F4xx_StdPeriph_Driver/inc/
Dstm32f4xx_sai.h543 #define IS_SAI_BLOCK_FIFO_STATUS(STATUS) (((STATUS) == SAI_FIFOStatus_Less1QuarterFull ) || \ argument
544 ((STATUS) == SAI_FIFOStatus_HalfFull) || \
545 ((STATUS) == SAI_FIFOStatus_1QuarterFull) || \
546 ((STATUS) == SAI_FIFOStatus_3QuartersFull) || \
547 ((STATUS) == SAI_FIFOStatus_Full) || \
548 ((STATUS) == SAI_FIFOStatus_Empty))
Dstm32f4xx_dma.h347 #define IS_DMA_FIFO_STATUS(STATUS) (((STATUS) == DMA_FIFOStatus_Less1QuarterFull ) || \ argument
348 ((STATUS) == DMA_FIFOStatus_HalfFull) || \
349 ((STATUS) == DMA_FIFOStatus_1QuarterFull) || \
350 ((STATUS) == DMA_FIFOStatus_3QuartersFull) || \
351 ((STATUS) == DMA_FIFOStatus_Full) || \
352 ((STATUS) == DMA_FIFOStatus_Empty))
Dstm32f4xx_fmc.h1009 #define IS_FMC_MODE_STATUS(STATUS) (((STATUS) == FMC_NormalMode_Status) || \ argument
1010 ((STATUS) == FMC_SelfRefreshMode_Status) || \
1011 ((STATUS) == FMC_PowerDownMode_Status))
/device/board/isoftstone/yangfan/common/mqtt/
DCMakeLists.txt21 message(STATUS "CMake version: " ${CMAKE_VERSION})
22 message(STATUS "CMake system name: " ${CMAKE_SYSTEM_NAME})
34 message(STATUS "Timestamp is ${BUILD_TIMESTAMP}")
/device/board/bearpi/bearpi_hm_nano/third_party/paho_mqtt/
DCMakeLists.txt21 message(STATUS "CMake version: " ${CMAKE_VERSION})
22 message(STATUS "CMake system name: " ${CMAKE_SYSTEM_NAME})
34 message(STATUS "Timestamp is ${BUILD_TIMESTAMP}")
/device/soc/goodix/gr551x/sdk_liteos/gr551x_sdk/drivers/inc/
Dgr55xx_ll_hmac.h585 return (READ_BITS(HMACx->STATUS, HMAC_STATUS_DATAREADY_SHA) == HMAC_STATUS_DATAREADY_SHA); in ll_hmac_is_action_flag_sha_ready()
600 return (READ_BITS(HMACx->STATUS, HMAC_STATUS_DATAREADY_HMAC) == HMAC_STATUS_DATAREADY_HMAC); in ll_hmac_is_action_flag_hmac_ready()
615 return (READ_BITS(HMACx->STATUS, HMAC_STATUS_MESSAGEDONE_DMA) == HMAC_STATUS_MESSAGEDONE_DMA); in ll_hmac_is_action_flag_dma_message_done()
630 return (READ_BITS(HMACx->STATUS, HMAC_STATUS_TRANSDONE_DMA) == HMAC_STATUS_TRANSDONE_DMA); in ll_hmac_is_action_flag_dma_done()
645 return (READ_BITS(HMACx->STATUS, HMAC_STATUS_TRANSERR_DMA) == HMAC_STATUS_TRANSERR_DMA); in ll_hmac_is_action_flag_dma_error()
660 return (READ_BITS(HMACx->STATUS, HMAC_STATUS_KEYVALID) == HMAC_STATUS_KEYVALID); in ll_hmac_is_action_flag_key_valid()
Dgr55xx_ll_aes.h676 return (READ_BITS(AESx->STATUS, AES_STATUS_READY) == AES_STATUS_READY); in ll_aes_is_action_flag_ready()
691 return (READ_BITS(AESx->STATUS, AES_STATUS_TRANSDONE) == AES_STATUS_TRANSDONE); in ll_aes_is_action_flag_dma_done()
706 return (READ_BITS(AESx->STATUS, AES_STATUS_TRANSERR) == AES_STATUS_TRANSERR); in ll_aes_is_action_flag_dma_error()
721 return (READ_BITS(AESx->STATUS, AES_STATUS_KEYVALID) == AES_STATUS_KEYVALID); in ll_aes_is_action_flag_key_valid()
Dgr55xx_ll_rng.h511 return (READ_BITS(RNGx->STATUS, RNG_STATUS_READY) == (RNG_STATUS_READY)); in ll_rng_is_active_flag_sts()
526 WRITE_REG(RNGx->STATUS, RNG_STATUS_READY); in ll_rng_clear_flag_sts()
Dgr55xx_ll_i2c.h2826 return (READ_BITS(I2Cx->STATUS, I2C_STATUS_SLV_ENABLE) == (I2C_STATUS_SLV_ENABLE)); in ll_i2c_is_active_flag_status_slave()
2843 return (READ_BITS(I2Cx->STATUS, I2C_STATUS_MST_ENABLE) == (I2C_STATUS_MST_ENABLE)); in ll_i2c_is_active_flag_status_master()
2860 return (READ_BITS(I2Cx->STATUS, I2C_STATUS_RFF) == (I2C_STATUS_RFF)); in ll_i2c_is_active_flag_status_rff()
2877 return (READ_BITS(I2Cx->STATUS, I2C_STATUS_RFNE) == (I2C_STATUS_RFNE)); in ll_i2c_is_active_flag_status_rfne()
2894 return (READ_BITS(I2Cx->STATUS, I2C_STATUS_TFE) == (I2C_STATUS_TFE)); in ll_i2c_is_active_flag_status_tfe()
2911 return (READ_BITS(I2Cx->STATUS, I2C_STATUS_TFNF) == (I2C_STATUS_TFNF)); in ll_i2c_is_active_flag_status_tfnf()
2928 return (READ_BITS(I2Cx->STATUS, I2C_STATUS_ENABLE) == (I2C_STATUS_ENABLE)); in ll_i2c_is_active_flag_status()
/device/board/hisilicon/hispark_aries/uboot/secureboot_release/ddr_init/include/
Dtypes.h60 typedef int STATUS; typedef
/device/board/hisilicon/hispark_taurus/uboot/secureboot_release/ddr_init/include/
Dtypes.h62 typedef int STATUS; typedef
/device/soc/hpmicro/sdk/hpm_sdk/soc/ip/
Dhpm_bmon_regs.h15 __RW uint32_t STATUS; /* 0x4: Glitch and clock monitor status */ member
Dhpm_pmon_regs.h15 __RW uint32_t STATUS; /* 0x4: Glitch and clock monitor status */ member
Dhpm_mon_regs.h15 __RW uint32_t STATUS; /* 0x4: Glitch and clock monitor status */ member
/device/soc/rockchip/rk2206/hardware/lib/CMSIS/Device/RK2206/Include/
Dsoc.h158 __IO uint32_t STATUS[64]; /* Address Offset: 0x0000 */ member
/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/csf/ipa_control/
Dmali_kbase_csf_ipa_control.c96 u32 status = kbase_reg_read(kbdev, IPA_CONTROL_REG(STATUS)); in wait_status()
103 status = kbase_reg_read(kbdev, IPA_CONTROL_REG(STATUS)); in wait_status()
952 status = kbase_reg_read(kbdev, IPA_CONTROL_REG(STATUS)); in kbase_ipa_control_handle_gpu_reset_post()
1017 status = kbase_reg_read(kbdev, IPA_CONTROL_REG(STATUS)); in kbase_ipa_control_protm_exited()

12