Home
last modified time | relevance | path

Searched refs:conf1 (Results 1 – 13 of 13) sorted by relevance

/device/soc/esp/esp32/components/hal/esp32/include/hal/
Drmt_ll.h52 dev->conf_ch[channel].conf1.ref_always_on = src; in rmt_ll_set_counter_clock_src()
57 return dev->conf_ch[channel].conf1.ref_always_on; in rmt_ll_get_counter_clock_src()
62 dev->conf_ch[channel].conf1.ref_cnt_rst = 1; in rmt_ll_tx_reset_counter_clock_div()
63 dev->conf_ch[channel].conf1.ref_cnt_rst = 0; in rmt_ll_tx_reset_counter_clock_div()
68 dev->conf_ch[channel].conf1.ref_cnt_rst = 1; in rmt_ll_rx_reset_counter_clock_div()
69 dev->conf_ch[channel].conf1.ref_cnt_rst = 0; in rmt_ll_rx_reset_counter_clock_div()
74 dev->conf_ch[channel].conf1.mem_rd_rst = 1; in rmt_ll_tx_reset_pointer()
75 dev->conf_ch[channel].conf1.mem_rd_rst = 0; in rmt_ll_tx_reset_pointer()
80 dev->conf_ch[channel].conf1.mem_wr_rst = 1; in rmt_ll_rx_reset_pointer()
81 dev->conf_ch[channel].conf1.mem_wr_rst = 0; in rmt_ll_rx_reset_pointer()
[all …]
Duart_ll.h401 hw->conf1.rxfifo_full_thrhd = full_thrhd; in uart_ll_set_rxfifo_full_thr()
415 hw->conf1.txfifo_empty_thrhd = empty_thrhd; in uart_ll_set_txfifo_empty_thr()
476 hw->conf1.rx_flow_thrhd = rx_thrs; in uart_ll_set_hw_flow_ctrl()
477 hw->conf1.rx_flow_en = 1; in uart_ll_set_hw_flow_ctrl()
479 hw->conf1.rx_flow_en = 0; in uart_ll_set_hw_flow_ctrl()
499 if(hw->conf1.rx_flow_en) { in uart_ll_get_hw_flow_ctrl()
783 return hw->conf1.rx_flow_en; in uart_ll_is_hw_rts_en()
853 hw->conf1.rx_tout_thrhd = tout_thr; in uart_ll_set_rx_tout()
854 hw->conf1.rx_tout_en = 1; in uart_ll_set_rx_tout()
856 hw->conf1.rx_tout_en = 0; in uart_ll_set_rx_tout()
[all …]
Dledc_ll.h289 hw->channel_group[speed_mode].channel[channel_num].conf1.duty_inc = duty_direction; in ledc_ll_set_duty_direction()
303 *duty_direction = hw->channel_group[speed_mode].channel[channel_num].conf1.duty_inc; in ledc_ll_get_duty_direction()
317 hw->channel_group[speed_mode].channel[channel_num].conf1.duty_num = duty_num; in ledc_ll_set_duty_num()
331 hw->channel_group[speed_mode].channel[channel_num].conf1.duty_cycle = duty_cycle; in ledc_ll_set_duty_cycle()
345 hw->channel_group[speed_mode].channel[channel_num].conf1.duty_scale = duty_scale; in ledc_ll_set_duty_scale()
373 hw->channel_group[speed_mode].channel[channel_num].conf1.duty_start = duty_start; in ledc_ll_set_duty_start()
Dpcnt_ll.h253 hw->conf_unit[unit].conf1.cnt_thres0 = value; in pcnt_ll_set_event_value()
255 hw->conf_unit[unit].conf1.cnt_thres1 = value; in pcnt_ll_set_event_value()
275 *value = (int16_t) hw->conf_unit[unit].conf1.cnt_thres0; in pcnt_ll_get_event_value()
277 *value = (int16_t) hw->conf_unit[unit].conf1.cnt_thres1; in pcnt_ll_get_event_value()
/device/soc/esp/esp32/components/hal/include/hal/
Dsdio_slave_ll.h69 slc->conf1.slc0_rx_stitch_en = 0; in sdio_slave_ll_init()
70 slc->conf1.slc0_tx_stitch_en = 0; in sdio_slave_ll_init()
71 slc->conf1.slc0_len_auto_clr = 0; in sdio_slave_ll_init()
/device/soc/esp/esp32/components/soc/esp32/include/soc/
Dpcnt_struct.h51 } conf1; member
Dledc_struct.h60 } conf1; member
Drmt_struct.h58 } conf1; member
Duhci_struct.h220 } conf1; member
Duart_struct.h209 } conf1; member
Di2s_struct.h367 } conf1; member
Dslc_struct.h497 } conf1; member
Dhost_struct.h240 uint32_t conf1: 8; member