Home
last modified time | relevance | path

Searched refs:en (Results 1 – 25 of 506) sorted by relevance

12345678910>>...21

/device/soc/telink/b91/b91_ble_sdk/common/usb_dbg/
Dmyudb.h40 #define my_dump_str_data(en, s, p, n) … argument
41 …if (en) { …
44 #define my_dump_str_u32s(en, s, d0, d1, d2, d3) … argument
45 …if (en) { …
55 #define my_dump_str_data(en, s, p, n) argument
56 #define my_dump_str_u32s(en, s, d0, d1, d2, d3) argument
75 void myudb_capture_enable(int en);
111 #define log_sync(en) … argument
112 …if (VCD_EN && (en)) { …
121 #define log_tick(en, id) … argument
[all …]
/device/soc/rockchip/rk3588/kernel/drivers/media/platform/rockchip/isp/
Disp_params_v21.h18 bool en);
22 bool en);
26 bool en);
30 bool en);
34 bool en);
38 bool en);
42 bool en);
46 bool en);
50 bool en);
54 bool en);
[all …]
Disp_params_v3x.h34 bool en, u32 id);
38 bool en, u32 id);
42 bool en, u32 id);
46 bool en, u32 id);
50 bool en, u32 id);
54 bool en, u32 id);
58 bool en, u32 id);
62 bool en, u32 id);
66 bool en, u32 id);
70 bool en, u32 id);
[all …]
Disp_params_v2x.h185 bool en);
189 bool en);
193 bool en);
197 bool en);
201 bool en);
205 bool en);
209 bool en);
213 bool en);
217 bool en);
221 bool en);
[all …]
Disp_params_v1x.h33 bool en);
38 bool en);
48 const struct cifisp_hst_config *arg, bool en);
54 bool en);
63 void (*wdr_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
67 bool en);
71 bool en);
/device/soc/rockchip/common/vendor/drivers/media/platform/rockchip/isp/
Disp_params_v21.h16 void (*dpcc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
18 void (*bls_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
20 void (*sdg_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
22 void (*lsc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
24 void (*awbgain_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
26 void (*debayer_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
28 void (*ccm_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
30 void (*goc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
32 void (*cproc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
34 void (*ie_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
[all …]
Disp_params_v3x.h30 void (*dpcc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
32 void (*bls_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
34 void (*sdg_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
36 void (*lsc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
38 void (*awbgain_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
40 void (*debayer_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
42 void (*ccm_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
44 void (*goc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
46 void (*cproc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
48 void (*ie_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en, u32 id);
[all …]
Disp_params_v2x.h167 void (*dpcc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
169 void (*bls_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
171 void (*sdg_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
173 void (*sihst_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
175 void (*lsc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
177 void (*awbgain_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
179 void (*debayer_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
181 void (*ccm_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
183 void (*goc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
185 void (*cproc_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
[all …]
/device/board/isoftstone/yangfan/kernel/src/driv/media/isp/
Disp_params_v21.h18 bool en);
22 bool en);
26 bool en);
30 bool en);
34 bool en);
38 bool en);
42 bool en);
46 bool en);
50 bool en);
54 bool en);
[all …]
Disp_params_v3x.h34 bool en, u32 id);
38 bool en, u32 id);
42 bool en, u32 id);
46 bool en, u32 id);
50 bool en, u32 id);
54 bool en, u32 id);
58 bool en, u32 id);
62 bool en, u32 id);
66 bool en, u32 id);
70 bool en, u32 id);
[all …]
Disp_params_v2x.h185 bool en);
189 bool en);
193 bool en);
197 bool en);
201 bool en);
205 bool en);
209 bool en);
213 bool en);
217 bool en);
221 bool en);
[all …]
Disp_params_v1x.h33 bool en);
38 bool en);
48 const struct cifisp_hst_config *arg, bool en);
54 bool en);
63 void (*wdr_enable)(struct rkisp_isp_params_vdev *params_vdev, bool en);
67 bool en);
71 bool en);
/device/board/isoftstone/zhiyuan/kernel/driver/drivers/vin/vin-mipi/combo_rx/
Dcombo_rx_reg_null.c41 void cmb_rx_phya_a_d0_en(unsigned int sel, unsigned int en) in cmb_rx_phya_a_d0_en() argument
45 void cmb_rx_phya_b_d0_en(unsigned int sel, unsigned int en) in cmb_rx_phya_b_d0_en() argument
49 void cmb_rx_phya_c_d0_en(unsigned int sel, unsigned int en) in cmb_rx_phya_c_d0_en() argument
53 void cmb_rx_phya_a_d1_en(unsigned int sel, unsigned int en) in cmb_rx_phya_a_d1_en() argument
57 void cmb_rx_phya_b_d1_en(unsigned int sel, unsigned int en) in cmb_rx_phya_b_d1_en() argument
61 void cmb_rx_phya_c_d1_en(unsigned int sel, unsigned int en) in cmb_rx_phya_c_d1_en() argument
65 void cmb_rx_phya_a_d2_en(unsigned int sel, unsigned int en) in cmb_rx_phya_a_d2_en() argument
69 void cmb_rx_phya_b_d2_en(unsigned int sel, unsigned int en) in cmb_rx_phya_b_d2_en() argument
73 void cmb_rx_phya_c_d2_en(unsigned int sel, unsigned int en) in cmb_rx_phya_c_d2_en() argument
77 void cmb_rx_phya_a_d3_en(unsigned int sel, unsigned int en) in cmb_rx_phya_a_d3_en() argument
[all …]
Dcombo_rx_reg.c66 void cmb_rx_phya_a_d0_en(unsigned int sel, unsigned int en) in cmb_rx_phya_a_d0_en() argument
69 CMB_PHYA_A_D0_EN_MASK, en << CMB_PHYA_A_D0_EN); in cmb_rx_phya_a_d0_en()
72 void cmb_rx_phya_b_d0_en(unsigned int sel, unsigned int en) in cmb_rx_phya_b_d0_en() argument
75 CMB_PHYA_B_D0_EN_MASK, en << CMB_PHYA_B_D0_EN); in cmb_rx_phya_b_d0_en()
78 void cmb_rx_phya_c_d0_en(unsigned int sel, unsigned int en) in cmb_rx_phya_c_d0_en() argument
81 CMB_PHYA_C_D0_EN_MASK, en << CMB_PHYA_C_D0_EN); in cmb_rx_phya_c_d0_en()
84 void cmb_rx_phya_a_d1_en(unsigned int sel, unsigned int en) in cmb_rx_phya_a_d1_en() argument
87 CMB_PHYA_A_D1_EN_MASK, en << CMB_PHYA_A_D1_EN); in cmb_rx_phya_a_d1_en()
90 void cmb_rx_phya_b_d1_en(unsigned int sel, unsigned int en) in cmb_rx_phya_b_d1_en() argument
93 CMB_PHYA_B_D1_EN_MASK, en << CMB_PHYA_B_D1_EN); in cmb_rx_phya_b_d1_en()
[all …]
Dcombo_rx_reg.h547 void cmb_rx_phya_a_d0_en(unsigned int sel, unsigned int en);
548 void cmb_rx_phya_b_d0_en(unsigned int sel, unsigned int en);
549 void cmb_rx_phya_c_d0_en(unsigned int sel, unsigned int en);
551 void cmb_rx_phya_a_d1_en(unsigned int sel, unsigned int en);
552 void cmb_rx_phya_b_d1_en(unsigned int sel, unsigned int en);
553 void cmb_rx_phya_c_d1_en(unsigned int sel, unsigned int en);
555 void cmb_rx_phya_a_d2_en(unsigned int sel, unsigned int en);
556 void cmb_rx_phya_b_d2_en(unsigned int sel, unsigned int en);
557 void cmb_rx_phya_c_d2_en(unsigned int sel, unsigned int en);
559 void cmb_rx_phya_a_d3_en(unsigned int sel, unsigned int en);
[all …]
/device/soc/telink/b91/b91_ble_sdk/stack/ble/bqb/
Dbqb_ll.h45 void tp_enable_advData_inrease(u8 en, s8 step);
59 void tp_enbale_print_rcvd_data_connect(u8 en);
60 void tp_enbale_rcvd_l2cap_data_callback(u8 en);
61 void tp_disable_data_len_exchange(u8 en);
69 void tp_phy_req_col(u8 en);
70 void tp_phy_req_skip(u8 en);
71 void tp_phy_req_nochange(u8 en);
72 void tp_phy_no_common(u8 en);
74 void tp_enbale_rcvd_l2cap_data_callback(u8 en);
77 void tp_SetPhyUpdate_Same(u8 en);
[all …]
/device/soc/beken/bk7235/liteos_m/bk_sdk_armino/middleware/driver/sys_ctrl/
Dsys_bt_driver.c82 void sys_drv_bt_clock_ctrl(bool en) in sys_drv_bt_clock_ctrl() argument
88 sys_hal_bt_clock_ctrl(en); in sys_drv_bt_clock_ctrl()
97 void sys_drv_xvr_clock_ctrl(bool en) in sys_drv_xvr_clock_ctrl() argument
103 sys_hal_xvr_clock_ctrl(en); in sys_drv_xvr_clock_ctrl()
134 void sys_drv_btdm_interrupt_ctrl(bool en) in sys_drv_btdm_interrupt_ctrl() argument
138 sys_hal_btdm_interrupt_ctrl(en); in sys_drv_btdm_interrupt_ctrl()
144 void sys_drv_ble_interrupt_ctrl(bool en) in sys_drv_ble_interrupt_ctrl() argument
148 sys_hal_ble_interrupt_ctrl(en); in sys_drv_ble_interrupt_ctrl()
154 void sys_drv_bt_interrupt_ctrl(bool en) in sys_drv_bt_interrupt_ctrl() argument
158 sys_hal_bt_interrupt_ctrl(en); in sys_drv_bt_interrupt_ctrl()
[all …]
/device/board/isoftstone/zhiyuan/kernel/driver/drivers/vin/
Dtop_reg.c216 void csic_top_sram_pwdn(unsigned int sel, unsigned int en) in csic_top_sram_pwdn() argument
219 CSIC_SRAM_PWDN_MASK, en << CSIC_SRAM_PWDN); in csic_top_sram_pwdn()
222 void csic_top_version_read_en(unsigned int sel, unsigned int en) in csic_top_version_read_en() argument
225 CSIC_VER_EN_MASK, en << CSIC_VER_EN); in csic_top_version_read_en()
286 void csic_mulp_mode_en(unsigned int sel, unsigned int en) in csic_mulp_mode_en() argument
289 CSIC_MULP_EN_MASK, en << CSIC_MULP_EN); in csic_mulp_mode_en()
324 void csic_ptn_generation_en(unsigned int sel, unsigned int en) in csic_ptn_generation_en() argument
329 CSIC_PTN_GEN_EN_MASK, en << CSIC_PTN_GEN_EN); in csic_ptn_generation_en()
331 CSIC_PTN_GEN_START_MASK, en << CSIC_PTN_GEN_START); in csic_ptn_generation_en()
394 void csic_ccu_mcsi_combo_clk_en(unsigned int sel, unsigned int en) in csic_ccu_mcsi_combo_clk_en() argument
[all …]
Dtop_reg.h73 void csic_top_sram_pwdn(unsigned int sel, unsigned int en);
74 void csic_top_version_read_en(unsigned int sel, unsigned int en);
84 void csic_mulp_mode_en(unsigned int sel, unsigned int en);
90 void csic_ptn_generation_en(unsigned int sel, unsigned int en);
103 void csic_ccu_mcsi_combo_clk_en(unsigned int sel, unsigned int en);
104 void csic_ccu_mcsi_mipi_clk_en(unsigned int sel, unsigned int en);
105 void csic_ccu_mcsi_parser_clk_en(unsigned int sel, unsigned int en);
106 void csic_ccu_misp_isp_clk_en(unsigned int sel, unsigned int en);
109 void csic_ccu_bk_clk_en(unsigned int sel, unsigned int en);
110 void csic_ccu_vipp_clk_en(unsigned int sel, unsigned int en);
/device/soc/hisilicon/common/platform/mtd/hifmc100/common/
Dhifmc100.h170 #define HIFMC_OP_CFG_FORCE_CS_EN(en) ((en) << 10) argument
184 #define HIFMC_OP_DUMMY_EN(en) ((en) << 8) argument
185 #define HIFMC_OP_CMD1_EN(en) ((en) << 7) argument
186 #define HIFMC_OP_ADDR_EN(en) ((en) << 6) argument
187 #define HIFMC_OP_WRITE_DATA_EN(en) ((en) << 5) argument
188 #define HIFMC_OP_CMD2_EN(en) ((en) << 4) argument
189 #define HIFMC_OP_WAIT_READY_EN(en) ((en) << 3) argument
190 #define HIFMC_OP_READ_DATA_EN(en) ((en) << 2) argument
191 #define HIFMC_OP_READ_STATUS_EN(en) ((en) << 1) argument
/device/board/isoftstone/zhiyuan/kernel/driver/drivers/video/sunxi/disp2/disp/de/lowlevel_v3x/
Dde_peak2d.c118 peak2d_dev[sel][chno]->en.dwval = 0x0; in de_peak2d_init_para()
134 unsigned int en; in de_peak2d_info2para() local
146 en = 1; in de_peak2d_info2para()
148 en = 0; in de_peak2d_info2para()
150 if (en == 0) in de_peak2d_info2para()
151 peak2d_dev[sel][chno]->en.dwval = 0x0; in de_peak2d_info2para()
153 peak2d_dev[sel][chno]->en.dwval = 0x1; in de_peak2d_info2para()
165 int de_peak2d_enable(unsigned int sel, unsigned int chno, unsigned int en) in de_peak2d_enable() argument
167 de_set_bits(&peak2d_dev[sel][chno]->en.dwval, en, 0, 1); in de_peak2d_enable()
/device/soc/esp/esp32/components/hal/esp32/include/hal/
Dcpu_ll.h71 uint32_t en; in cpu_ll_set_breakpoint() local
81 RSR(IBREAKENABLE, en); in cpu_ll_set_breakpoint()
82 en |= BIT(id); in cpu_ll_set_breakpoint()
83 WSR(IBREAKENABLE, en); in cpu_ll_set_breakpoint()
88 uint32_t en = 0; in cpu_ll_clear_breakpoint() local
99 RSR(IBREAKENABLE, en); in cpu_ll_clear_breakpoint()
100 en &= ~BIT(id); in cpu_ll_clear_breakpoint()
101 WSR(IBREAKENABLE, en); in cpu_ll_clear_breakpoint()
/device/soc/beken/bk7235/liteos_m/bk_sdk_armino/middleware/soc/bk7235/hal/
Dlcd_disp_ll.h89 static inline void lcd_display_ll_int_en(lcd_disp_hw_t *hw, LCD_INT_TYPE int_type, bool en) in lcd_display_ll_int_en() argument
92 hw->display_int.i8080_int_en |= (en << 1); in lcd_display_ll_int_en()
96 hw->display_int.i8080_int_en |= (en << 0); in lcd_display_ll_int_en()
100 hw->display_int.rgb_int_en |= (en << 1); in lcd_display_ll_int_en()
104 hw->display_int.rgb_int_en |= (en << 0); in lcd_display_ll_int_en()
205 static inline void lcd_display_ll_rgb_enable(lcd_disp_hw_t *hw, bool en) in lcd_display_ll_rgb_enable() argument
207 hw->status.rgb_disp_on = en; //rgb display function on in lcd_display_ll_rgb_enable()
210 static inline void lcd_display_ll_rgb_display_on(lcd_disp_hw_t *hw, bool en) in lcd_display_ll_rgb_display_on() argument
212 hw->status.rgb_on = en; //1: enable rgb output, 0: not rgb output in lcd_display_ll_rgb_display_on()
213 hw->status.lcd_display_on = en; in lcd_display_ll_rgb_display_on()
[all …]
/device/board/isoftstone/zhiyuan/kernel/driver/drivers/video/sunxi/disp2/disp/de/lowlevel_v33x/de330/
Dde_lti.c141 s32 de_lti_enable(u32 disp, u32 chn, u32 en) in de_lti_enable() argument
147 lti->ctrl.bits.en = en; in de_lti_enable()
148 cti->ctrl.bits.en = en; in de_lti_enable()
292 s32 gain, en, win_disp; in de_lti_info2para() local
296 en = (((fmt == 0) && (para->level == 0)) || (bypass != 0)) ? 0 : 1; in de_lti_info2para()
297 para->mod_en = en; /* return enable info */ in de_lti_info2para()
298 if (en == 0) { in de_lti_info2para()
302 lti->ctrl.bits.en = en; in de_lti_info2para()
303 cti->ctrl.bits.en = en; in de_lti_info2para()
317 lti->ctrl.bits.en = en; in de_lti_info2para()
[all …]
Dde_peak.c130 s32 de_peak_enable(u32 disp, u32 chn, u32 en) in de_peak_enable() argument
135 __inf("disp=%d, chn=%d, en=%d\n", disp, chn, en); in de_peak_enable()
136 reg->ctrl.bits.en = en; in de_peak_enable()
207 s32 gain, en; in de_peak_info2para() local
220 en = (((fmt == 0) && (para->level == 0)) || (bypass != 0)) ? 0 : 1; in de_peak_info2para()
221 para->mod_en = en; /* return enable info */ in de_peak_info2para()
223 if (en == 0 || (peak2d_bypass == 0 && para->peak2d_exist == 1)) { in de_peak_info2para()
227 reg->ctrl.bits.en = en; in de_peak_info2para()
245 reg->ctrl.bits.en = en; in de_peak_info2para()

12345678910>>...21