Home
last modified time | relevance | path

Searched refs:reset_bit (Results 1 – 4 of 4) sorted by relevance

/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/src/drv/cipher_v1.0/osal/include/
Ddrv_osal_hi3516cv500.h154 .reset_bit = 8, \
173 .reset_bit = 8, \
194 .reset_bit = 6, \
215 .reset_bit = 8, \
234 .reset_bit = 8, \
255 .reset_bit = 4, \
270 .reset_bit = 2, \
/device/soc/esp/esp32/components/hal/esp32/include/hal/
Dpcnt_ll.h138 uint32_t reset_bit = BIT(PCNT_PLUS_CNT_RST_U0_S + (unit * 2)); in pcnt_ll_counter_clear() local
139 hw->ctrl.val |= reset_bit; in pcnt_ll_counter_clear()
140 hw->ctrl.val &= ~reset_bit; in pcnt_ll_counter_clear()
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/src/drv/cipher_v1.0/drivers/core/
Ddrv_lib.c69 hi_u32 reset_bit : 8; member
344 addr += table->reset_bit / WORD_BIT_WIDTH; in module_reset()
349 set_bit(val, table->reset_bit % WORD_BIT_WIDTH); in module_reset()
352 clear_bit(val, table->reset_bit % WORD_BIT_WIDTH); in module_reset()
362 table->name, enable, table->reset_bit, in module_reset()
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/drivers/spi/
Dspi.c151 hi_u8 reset_bit; in spi_reset() local
156 reset_bit = CRG_REG_SSP_SRST_REQ_OFFSET; in spi_reset()
158 reset_bit = CRG_REG_SSP2_SRST_REQ_OFFSET; in spi_reset()
162 reg_val &= (~((hi_u16)(1 << reset_bit))); in spi_reset()
164 reg_val |= (hi_u16)(1 << reset_bit); in spi_reset()