Home
last modified time | relevance | path

Searched refs:CTX (Results 1 – 25 of 116) sorted by relevance

12345

/kernel/linux/linux-5.10/arch/x86/crypto/
Dcamellia-x86_64-asm_64.S38 #define CTX %rdi macro
90 movq (key_table + ((subkey) * 2) * 4)(CTX), RT2; \
100 movl (key_table + ((kl) * 2) * 4)(CTX), RT0d; \
105 movq (key_table + ((kr) * 2) * 4)(CTX), RT1; \
110 movq (key_table + ((kl) * 2) * 4)(CTX), RT2; \
114 movl (key_table + ((kr) * 2) * 4)(CTX), RT0d; \
138 xorq key_table(CTX), RAB0;
141 xorq key_table(CTX, max, 8), RCD0; \
167 xorq key_table(CTX, max, 8), RAB0;
170 xorq key_table(CTX), RCD0; \
[all …]
Dblowfish-x86_64-asm_64.S21 #define CTX %r12 macro
64 movl s0(CTX,RT0,4), RT0d; \
65 addl s1(CTX,RT1,4), RT0d; \
69 xorl s2(CTX,RT1,4), RT0d; \
70 addl s3(CTX,RT2,4), RT0d; \
74 xorq p+4*(n)(CTX), RX0;
83 movq p+4*(n-1)(CTX), RT0; \
115 movq %rdi, CTX;
152 movq %rdi, CTX;
190 movl s0(CTX,RT0,4), RT0d; \
[all …]
Dtwofish-x86_64-asm_64-3way.S24 #define CTX %rdi macro
81 op1##l T0(CTX, tmp2, 4), dst ## d; \
82 op2##l T1(CTX, tmp1, 4), dst ## d;
120 addl k+4*(2*(n))(CTX), x ## d; \
122 addl k+4*(2*(n)+1)(CTX), y ## d; \
133 addl k+4*(2*(n))(CTX), x ## d; \
134 addl k+4*(2*(n)+1)(CTX), y ## d; \
177 xorq w+4*m(CTX), xy ## 0; \
180 xorq w+4*m(CTX), xy ## 1; \
183 xorq w+4*m(CTX), xy ## 2;
[all …]
Dsha256-avx2-asm.S94 CTX = %rdi # 1st arg define
100 SRND = CTX # SRND is same register as CTX
551 mov (CTX), a
552 mov 4*1(CTX), b
553 mov 4*2(CTX), c
554 mov 4*3(CTX), d
555 mov 4*4(CTX), e
556 mov 4*5(CTX), f
557 mov 4*6(CTX), g
558 mov 4*7(CTX), h
[all …]
Dcamellia-aesni-avx-asm_64.S29 #define CTX %rdi macro
215 leaq (key_table + (i) * 8)(CTX), %r9; \
227 leaq (key_table + ((i) + (dir)) * 8)(CTX), %r9; \
749 ((key_table + (8) * 8) + 0)(CTX),
750 ((key_table + (8) * 8) + 4)(CTX),
751 ((key_table + (8) * 8) + 8)(CTX),
752 ((key_table + (8) * 8) + 12)(CTX));
761 ((key_table + (16) * 8) + 0)(CTX),
762 ((key_table + (16) * 8) + 4)(CTX),
763 ((key_table + (16) * 8) + 8)(CTX),
[all …]
Dtwofish-avx-x86_64-asm_64.S40 #define CTX %rdi macro
95 movl t0(CTX, RID1, 4), dst ## d; \
96 movl t1(CTX, RID2, 4), RID2d; \
101 xorl t2(CTX, RID1, 4), dst ## d; \
102 xorl t3(CTX, RID2, 4), dst ## d;
178 vbroadcastss (k+4*(2*(n)))(CTX), RK1; \
179 vbroadcastss (k+4*(2*(n)+1))(CTX), RK2; \
186 vbroadcastss (k+4*(2*(n)))(CTX), RK1; \
187 vbroadcastss (k+4*(2*(n)+1))(CTX), RK2; \
245 vmovdqu w(CTX), RK1;
[all …]
Dcamellia-aesni-avx2-asm_64.S19 #define CTX %rdi macro
249 leaq (key_table + (i) * 8)(CTX), %r9; \
261 leaq (key_table + ((i) + (dir)) * 8)(CTX), %r9; \
787 ((key_table + (8) * 8) + 0)(CTX),
788 ((key_table + (8) * 8) + 4)(CTX),
789 ((key_table + (8) * 8) + 8)(CTX),
790 ((key_table + (8) * 8) + 12)(CTX));
799 ((key_table + (16) * 8) + 0)(CTX),
800 ((key_table + (16) * 8) + 4)(CTX),
801 ((key_table + (16) * 8) + 8)(CTX),
[all …]
Dcast6-avx-x86_64-asm_64.S35 #define CTX %r15 macro
146 vbroadcastss (km+(4*(nn)))(CTX), RKM; \
183 vpxor (kr+n*16)(CTX), RKR, RKR; \
261 movq %rdi, CTX;
309 movq %rdi, CTX;
353 movq %rdi, CTX;
376 movq %rdi, CTX;
400 movq %rdi, CTX;
427 movq %rdi, CTX;
454 movq %rdi, CTX
[all …]
Dcast5-avx-x86_64-asm_64.S35 #define CTX %r15 macro
146 vbroadcastss (km+(4*n))(CTX), RKM; \
156 vpxor kr(CTX), RKR, RKR;
161 vpxor kr(CTX), RKR, RKR; \
237 movq %rdi, CTX;
262 movzbl rr(CTX), %eax;
311 movq %rdi, CTX;
323 movzbl rr(CTX), %eax;
371 movq %rdi, CTX;
409 movq %rdi, CTX;
[all …]
Dsha256-avx-asm.S99 CTX = %rdi # 1st arg define
368 mov 4*0(CTX), a
369 mov 4*1(CTX), b
370 mov 4*2(CTX), c
371 mov 4*3(CTX), d
372 mov 4*4(CTX), e
373 mov 4*5(CTX), f
374 mov 4*6(CTX), g
375 mov 4*7(CTX), h
438 addm (4*0)(CTX),a
[all …]
Dsha256-ssse3-asm.S92 CTX = %rdi # 1st arg define
377 mov 4*0(CTX), a
378 mov 4*1(CTX), b
379 mov 4*2(CTX), c
380 mov 4*3(CTX), d
381 mov 4*4(CTX), e
382 mov 4*5(CTX), f
383 mov 4*6(CTX), g
384 mov 4*7(CTX), h
451 addm (4*0)(CTX),a
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dmub/src/
Ddmub_reg.h51 #define REG_READ(reg) ((CTX)->funcs.reg_read((CTX)->user_ctx, REG(reg)))
54 ((CTX)->funcs.reg_write((CTX)->user_ctx, REG(reg), (val)))
59 dmub_reg_set(CTX, REG(reg_name), initial_val, n, __VA_ARGS__)
86 dmub_reg_update(CTX, REG(reg_name), n, __VA_ARGS__)
113 dmub_reg_get(CTX, REG(reg_name), FN(reg_name, field), val)
Ddmub_dcn21.c35 #define CTX dmub macro
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/inc/
Dreg_helper.h40 dm_read_reg(CTX, REG(reg_name))
43 dm_write_reg(CTX, REG(reg_name), value)
55 generic_reg_set_ex(CTX, \
157 generic_reg_get(CTX, REG(reg_name), \
161 generic_reg_get2(CTX, REG(reg_name), \
166 generic_reg_get3(CTX, REG(reg_name), \
172 generic_reg_get4(CTX, REG(reg_name), \
179 generic_reg_get5(CTX, REG(reg_name), \
187 generic_reg_get6(CTX, REG(reg_name), \
196 generic_reg_get7(CTX, REG(reg_name), \
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/
Ddm_services.h290 #define PERF_TRACE() trace_amdgpu_dc_performance(CTX->perf_trace->read_count,\
291 CTX->perf_trace->write_count, &CTX->perf_trace->last_entry_read,\
292 &CTX->perf_trace->last_entry_write, __func__, __LINE__)
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dio_link_encoder.c38 #define CTX \ macro
211 dm_read_reg(CTX, AUX_REG(reg_name))
214 dm_write_reg(CTX, AUX_REG(reg_name), val)
Ddcn30_dccg.c40 #define CTX \ macro
/kernel/linux/linux-5.10/arch/sparc/kernel/
Dsun4v_tlb_miss.S11 #define LOAD_ITLB_INFO(BASE, VADDR, CTX) \ argument
13 ldx [BASE + HV_FAULT_I_CTX_OFFSET], CTX;
16 #define LOAD_DTLB_INFO(BASE, VADDR, CTX) \ argument
18 ldx [BASE + HV_FAULT_D_CTX_OFFSET], CTX;
24 #define COMPUTE_TAG_TARGET(DEST, VADDR, CTX, ZERO_CTX_LABEL) \ argument
26 brz,pn CTX, ZERO_CTX_LABEL; \
Diommu.c28 #define STC_CTXMATCH_ADDR(STC, CTX) \ argument
29 ((STC)->strbuf_ctxmatch_base + ((CTX) << 3))
70 #define IOPTE_CONSISTENT(CTX) \ argument
72 (((CTX) << 47) & IOPTE_CONTEXT))
74 #define IOPTE_STREAMING(CTX) \ argument
75 (IOPTE_CONSISTENT(CTX) | IOPTE_STBUF)
/kernel/linux/linux-5.10/arch/sparc/net/
Dbpf_jit_comp_64.c643 #define emit_read_y(REG, CTX) emit(RD_Y | RD(REG), CTX) argument
644 #define emit_write_y(REG, CTX) emit(WR_Y | IMMED | RS1(REG) | S13(0), CTX) argument
646 #define emit_cmp(R1, R2, CTX) \ argument
647 emit(SUBCC | RS1(R1) | RS2(R2) | RD(G0), CTX)
649 #define emit_cmpi(R1, IMM, CTX) \ argument
650 emit(SUBCC | IMMED | RS1(R1) | S13(IMM) | RD(G0), CTX)
652 #define emit_btst(R1, R2, CTX) \ argument
653 emit(ANDCC | RS1(R1) | RS2(R2) | RD(G0), CTX)
655 #define emit_btsti(R1, IMM, CTX) \ argument
656 emit(ANDCC | IMMED | RS1(R1) | S13(IMM) | RD(G0), CTX)
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/bios/
Dbios_parser_helper.c48 #define CTX \ macro
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_link_encoder.c37 #define CTX \ macro
305 dm_read_reg(CTX, AUX_REG(reg_name))
308 dm_write_reg(CTX, AUX_REG(reg_name), val)
Ddcn20_vmid.c34 #define CTX \ macro
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_ipp.c39 #define CTX \ macro
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/gpio/
Dhw_generic.c42 #define CTX \ macro

12345