Home
last modified time | relevance | path

Searched refs:PIPE_C (Results 1 – 21 of 21) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gvt/
Dhandlers.c641 calc_index(offset, _FDI_RXA_CTL, _FDI_RXB_CTL, 0, FDI_RX_CTL(PIPE_C))
644 calc_index(offset, _FDI_TXA_CTL, _FDI_TXB_CTL, 0, FDI_TX_CTL(PIPE_C))
647 calc_index(offset, _FDI_RXA_IMR, _FDI_RXB_IMR, 0, FDI_RX_IMR(PIPE_C))
755 calc_index(offset, _DSPASURF, _DSPBSURF, 0, DSPSURF(PIPE_C))
778 calc_index(offset, _SPRA_SURF, _SPRB_SURF, 0, SPRSURF(PIPE_C))
2037 MMIO_D(PIPEDSL(PIPE_C), D_ALL); in init_generic_mmio_info()
2042 MMIO_DH(PIPECONF(PIPE_C), D_ALL, NULL, pipeconf_mmio_write); in init_generic_mmio_info()
2047 MMIO_D(PIPESTAT(PIPE_C), D_ALL); in init_generic_mmio_info()
2052 MMIO_D(PIPE_FLIPCOUNT_G4X(PIPE_C), D_ALL); in init_generic_mmio_info()
2057 MMIO_D(PIPE_FRMCOUNT_G4X(PIPE_C), D_ALL); in init_generic_mmio_info()
[all …]
Dreg.h76 (((p) == PIPE_C) ? (((q) == PLANE_PRIMARY) ? (_MMIO(0x5008C)) : \
84 (((reg) == 0x5008C || (reg) == 0x5009C) ? (PIPE_C) : \
Ddisplay.c52 pipe = PIPE_C; in get_edp_pipe()
597 [PIPE_C] = PIPE_C_VBLANK, in emulate_vblank_on_pipe()
601 if (pipe < PIPE_A || pipe > PIPE_C) in emulate_vblank_on_pipe()
Dcmd_parser.c1256 [4] = {PIPE_C, PLANE_A, PRIMARY_C_FLIP_DONE}, in gen8_decode_mi_display_flip()
1257 [5] = {PIPE_C, PLANE_B, SPRITE_C_FLIP_DONE}, in gen8_decode_mi_display_flip()
1315 info->pipe = PIPE_C; in skl_decode_mi_display_flip()
1330 info->pipe = PIPE_C; in skl_decode_mi_display_flip()
Dinterrupt.c455 DEFINE_GVT_GEN8_INTEL_GVT_IRQ_INFO(de_pipe_c, GEN8_DE_PIPE_ISR(PIPE_C));
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/
Di915_pci.c112 [PIPE_C] = CHV_CURSOR_C_OFFSET, \
119 [PIPE_C] = IVB_CURSOR_C_OFFSET, \
126 [PIPE_C] = IVB_CURSOR_C_OFFSET, \
450 .pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C), \
610 .pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C),
687 .pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C), \
855 .pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D), \
891 .pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C),
910 .pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D),
Dintel_device_info.c401 runtime->num_scalers[PIPE_C] = 1; in intel_device_info_runtime_init()
427 runtime->num_sprites[PIPE_C] = 1; in intel_device_info_runtime_init()
460 info->pipe_mask &= ~BIT(PIPE_C); in intel_device_info_runtime_init()
475 info->pipe_mask &= ~BIT(PIPE_C); in intel_device_info_runtime_init()
Dintel_pm.c507 case PIPE_C: in vlv_get_fifo_size()
1045 FW_WM_VLV(wm->pipe[PIPE_C].plane[PLANE_SPRITE1], SPRITEF) | in vlv_write_wm_values()
1046 FW_WM_VLV(wm->pipe[PIPE_C].plane[PLANE_SPRITE0], SPRITEE)); in vlv_write_wm_values()
1048 FW_WM_VLV(wm->pipe[PIPE_C].plane[PLANE_PRIMARY], PLANEC) | in vlv_write_wm_values()
1049 FW_WM(wm->pipe[PIPE_C].plane[PLANE_CURSOR], CURSORC)); in vlv_write_wm_values()
1052 FW_WM(wm->pipe[PIPE_C].plane[PLANE_SPRITE1] >> 8, SPRITEF_HI) | in vlv_write_wm_values()
1053 FW_WM(wm->pipe[PIPE_C].plane[PLANE_SPRITE0] >> 8, SPRITEE_HI) | in vlv_write_wm_values()
1054 FW_WM(wm->pipe[PIPE_C].plane[PLANE_PRIMARY] >> 8, PLANEC_HI) | in vlv_write_wm_values()
1956 wm_state->cxsr = crtc->pipe != PIPE_C && num_active_planes == 1; in vlv_compute_pipe_wm()
2067 case PIPE_C: in vlv_atomic_update_fifo()
[all …]
Di915_trace.h46 __entry->frame[PIPE_C], __entry->scanline[PIPE_C])
73 __entry->frame[PIPE_C], __entry->scanline[PIPE_C])
170 __entry->frame[PIPE_C], __entry->scanline[PIPE_C])
Di915_irq.c1338 case PIPE_C: in i9xx_pipestat_irq_ack()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
Dintel_pipe_crc.c185 case PIPE_C: in vlv_pipe_crc_ctl_reg()
249 case PIPE_C: in vlv_undo_pipe_scramble_reset()
Dintel_display.h88 PIPE_C, enumerator
107 TRANSCODER_C = PIPE_C,
Dintel_display_power.c1634 pipe = PIPE_C; in chv_dpio_cmn_power_well_enable()
1699 assert_pll_disabled(dev_priv, PIPE_C); in chv_dpio_cmn_power_well_disable()
1721 enum pipe pipe = phy == DPIO_PHY0 ? PIPE_A : PIPE_C; in assert_chv_phy_powergate()
3092 .hsw.irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
3293 .hsw.irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
3375 .hsw.irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
3435 .hsw.irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
3604 .hsw.irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
3918 .hsw.irq_pipe_mask = BIT(PIPE_C),
4326 .hsw.irq_pipe_mask = BIT(PIPE_C),
[all …]
Dintel_sprite.c2935 if (IS_GEN(dev_priv, 9) && !IS_GEMINILAKE(dev_priv) && pipe == PIPE_C) in skl_plane_has_planar()
3005 return pipe != PIPE_C; in skl_plane_has_ccs()
3007 return pipe != PIPE_C && in skl_plane_has_ccs()
Dintel_display_types.h1489 case PIPE_C: in vlv_pipe_to_channel()
Dicl_dsi.c802 case PIPE_C: in gen11_dsi_configure_transcoder()
1617 *pipe = PIPE_C; in gen11_dsi_get_hw_state()
Dvlv_dsi.c1055 if (drm_WARN_ON(&dev_priv->drm, tmp > PIPE_C)) in intel_dsi_get_hw_state()
Dintel_ddi.c1714 case PIPE_C: in intel_ddi_transcoder_func_reg_val_get()
1978 *pipe_mask = BIT(PIPE_C); in intel_ddi_get_encoder_pipes()
Dintel_display.c5787 intel_de_read(dev_priv, FDI_RX_CTL(PIPE_C)) & in cpt_set_fdi_bc_bifurcation()
5815 case PIPE_C: in ivb_update_fdi_bc_bifurcation()
7857 other_crtc = intel_get_crtc_for_pipe(dev_priv, PIPE_C); in ilk_check_fdi_lanes()
7870 case PIPE_C: in ilk_check_fdi_lanes()
8860 (pipe == PIPE_B || pipe == PIPE_C)) in intel_set_pipe_timings()
11037 trans_pipe = PIPE_C; in hsw_get_transcoder_state()
11759 if (IS_CHERRYVIEW(dev_priv) && pipe == PIPE_C && in i9xx_check_cursor()
Dintel_hdmi.c3412 intel_encoder->pipe_mask = BIT(PIPE_C); in intel_hdmi_init()
Dintel_dp.c7979 intel_encoder->pipe_mask = BIT(PIPE_C); in intel_dp_init()