Home
last modified time | relevance | path

Searched refs:chcr (Results 1 – 13 of 13) sorted by relevance

/kernel/linux/linux-5.10/arch/sh/drivers/dma/
Ddma-sh.c93 u32 chcr = __raw_readl(dma_base_addr(chan->chan) + CHCR); in calc_xmit_shift() local
94 int cnt = ((chcr & CHCR_TS_LOW_MASK) >> CHCR_TS_LOW_SHIFT) | in calc_xmit_shift()
95 ((chcr & CHCR_TS_HIGH_MASK) >> CHCR_TS_HIGH_SHIFT); in calc_xmit_shift()
109 u32 chcr; in dma_tei() local
111 chcr = __raw_readl(dma_base_addr(chan->chan) + CHCR); in dma_tei()
113 if (!(chcr & CHCR_TE)) in dma_tei()
116 chcr &= ~(CHCR_IE | CHCR_DE); in dma_tei()
117 __raw_writel(chcr, (dma_base_addr(chan->chan) + CHCR)); in dma_tei()
139 sh_dmac_configure_channel(struct dma_channel *chan, unsigned long chcr) in sh_dmac_configure_channel() argument
141 if (!chcr) in sh_dmac_configure_channel()
[all …]
/kernel/linux/linux-5.10/arch/sh/kernel/cpu/sh4a/
Dsetup-sh7757.c121 .chcr = SM_INC | RS_ERS | 0x40000000 |
128 .chcr = DM_INC | RS_ERS | 0x40000000 |
135 .chcr = SM_INC | RS_ERS | 0x40000000 |
142 .chcr = DM_INC | RS_ERS | 0x40000000 |
152 .chcr = SM_INC | RS_ERS | 0x40000000 |
159 .chcr = DM_INC | RS_ERS | 0x40000000 |
166 .chcr = SM_INC | RS_ERS | 0x40000000 |
173 .chcr = DM_INC | RS_ERS | 0x40000000 |
180 .chcr = SM_INC | RS_ERS | 0x40000000 |
187 .chcr = DM_INC | RS_ERS | 0x40000000 |
[all …]
Dsetup-sh7724.c37 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
42 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
47 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
52 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
57 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
62 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
67 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
72 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
77 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
82 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
[all …]
Dsetup-sh7722.c31 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
36 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
41 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
46 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
51 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
56 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_8BIT),
61 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_32BIT),
66 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_32BIT),
71 .chcr = DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL(XMIT_SZ_32BIT),
76 .chcr = DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL(XMIT_SZ_32BIT),
[all …]
/kernel/linux/linux-5.10/drivers/dma/sh/
Drcar-dmac.c76 u32 chcr; member
341 u32 chcr = rcar_dmac_chan_read(chan, RCAR_DMACHCR); in rcar_dmac_chan_is_busy() local
343 return !!(chcr & (RCAR_DMACHCR_DE | RCAR_DMACHCR_TE)); in rcar_dmac_chan_is_busy()
349 u32 chcr = desc->chcr; in rcar_dmac_chan_start_xfer() local
396 chcr |= RCAR_DMACHCR_RPT_SAR | RCAR_DMACHCR_RPT_DAR in rcar_dmac_chan_start_xfer()
404 chcr |= RCAR_DMACHCR_DPM_ENABLED | RCAR_DMACHCR_IE; in rcar_dmac_chan_start_xfer()
410 chcr |= RCAR_DMACHCR_DPM_INFINITE | RCAR_DMACHCR_DSIE; in rcar_dmac_chan_start_xfer()
416 chcr |= RCAR_DMACHCR_DPM_INFINITE; in rcar_dmac_chan_start_xfer()
438 chcr |= RCAR_DMACHCR_DPM_DISABLED | RCAR_DMACHCR_IE; in rcar_dmac_chan_start_xfer()
442 chcr | RCAR_DMACHCR_DE | RCAR_DMACHCR_CAIE); in rcar_dmac_chan_start_xfer()
[all …]
Dshdmac.c177 u32 chcr = chcr_read(sh_chan); in dmae_is_busy() local
179 if ((chcr & (CHCR_DE | CHCR_TE)) == CHCR_DE) in dmae_is_busy()
185 static unsigned int calc_xmit_shift(struct sh_dmae_chan *sh_chan, u32 chcr) in calc_xmit_shift() argument
189 int cnt = ((chcr & pdata->ts_low_mask) >> pdata->ts_low_shift) | in calc_xmit_shift()
190 ((chcr & pdata->ts_high_mask) >> pdata->ts_high_shift); in calc_xmit_shift()
225 u32 chcr = chcr_read(sh_chan); in dmae_start() local
230 chcr |= CHCR_DE | shdev->chcr_ie_bit; in dmae_start()
231 chcr_write(sh_chan, chcr & ~CHCR_TE); in dmae_start()
239 u32 chcr = DM_INC | SM_INC | RS_AUTO | log2size_to_chcr(sh_chan, in dmae_init() local
241 sh_chan->xmit_shift = calc_xmit_shift(sh_chan, chcr); in dmae_init()
[all …]
Dusb-dmac.c177 u32 chcr = usb_dmac_chan_read(chan, USB_DMACHCR); in usb_dmac_chan_is_busy() local
179 return (chcr & (USB_DMACHCR_DE | USB_DMACHCR_TE)) == USB_DMACHCR_DE; in usb_dmac_chan_is_busy()
364 u32 chcr = usb_dmac_chan_read(chan, USB_DMACHCR); in usb_dmac_chan_halt() local
366 chcr &= ~(USB_DMACHCR_IE | USB_DMACHCR_TE | USB_DMACHCR_DE); in usb_dmac_chan_halt()
367 usb_dmac_chan_write(chan, USB_DMACHCR, chcr); in usb_dmac_chan_halt()
603 u32 chcr; in usb_dmac_isr_channel() local
608 chcr = usb_dmac_chan_read(chan, USB_DMACHCR); in usb_dmac_isr_channel()
609 if (chcr & (USB_DMACHCR_TE | USB_DMACHCR_SP)) { in usb_dmac_isr_channel()
611 if (chcr & USB_DMACHCR_DE) in usb_dmac_isr_channel()
615 if (chcr & USB_DMACHCR_NULL) { in usb_dmac_isr_channel()
[all …]
/kernel/linux/linux-5.10/drivers/crypto/chelsio/
DMakefile4 obj-$(CONFIG_CRYPTO_DEV_CHELSIO) += chcr.o
5 chcr-objs := chcr_core.o chcr_algo.o
DKconfig23 will be called chcr.
/kernel/linux/linux-5.10/drivers/staging/comedi/drivers/
Dmite.c480 unsigned int chcr, mcr, dcr, lkcr; in mite_prep_dma() local
485 chcr = CHCR_SET_DMA_IE | CHCR_LINKSHORT | CHCR_SET_DONE_IE | in mite_prep_dma()
495 chcr |= CHCR_SET_LC_IE; in mite_prep_dma()
504 chcr |= CHCR_BYTE_SWAP_DEVICE | CHCR_BYTE_SWAP_MEMORY; in mite_prep_dma()
507 chcr |= CHCR_DEV_TO_MEM; in mite_prep_dma()
509 writel(chcr, mite->mmio + MITE_CHCR(mite_chan->channel)); in mite_prep_dma()
/kernel/linux/linux-5.10/include/linux/
Dsh_dma.h29 u32 chcr; member
/kernel/linux/linux-5.10/sound/soc/sh/rcar/
Ddma.c31 u32 chcr; member
482 rsnd_dmapp_write(dma, dmapp->chcr, PDMACHCR); in rsnd_dmapp_start()
497 dmapp->chcr = rsnd_dmapp_get_chcr(io, mod_from, mod_to) | PDMACHCR_DE; in rsnd_dmapp_attach()
502 dmapp->dmapp_id, &dma->src_addr, &dma->dst_addr, dmapp->chcr); in rsnd_dmapp_attach()
/kernel/linux/linux-5.10/
DMAINTAINERS4738 CXGB4 CRYPTO DRIVER (chcr)