Home
last modified time | relevance | path

Searched refs:gfx8 (Results 1 – 7 of 7) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/core/
Ddc_debug.c141 plane_state->tiling_info.gfx8.num_banks, in pre_surface_trace()
142 plane_state->tiling_info.gfx8.bank_width, in pre_surface_trace()
143 plane_state->tiling_info.gfx8.bank_width_c, in pre_surface_trace()
144 plane_state->tiling_info.gfx8.bank_height, in pre_surface_trace()
145 plane_state->tiling_info.gfx8.bank_height_c, in pre_surface_trace()
146 plane_state->tiling_info.gfx8.tile_aspect, in pre_surface_trace()
147 plane_state->tiling_info.gfx8.tile_aspect_c, in pre_surface_trace()
148 plane_state->tiling_info.gfx8.tile_split, in pre_surface_trace()
149 plane_state->tiling_info.gfx8.tile_split_c, in pre_surface_trace()
150 plane_state->tiling_info.gfx8.tile_mode, in pre_surface_trace()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/
Ddce_mem_input.c103 switch (tiling_info->gfx8.array_mode) { in get_mi_tiling()
451 GRPH_NUM_BANKS, info->gfx8.num_banks, in program_tiling()
452 GRPH_BANK_WIDTH, info->gfx8.bank_width, in program_tiling()
453 GRPH_BANK_HEIGHT, info->gfx8.bank_height, in program_tiling()
454 GRPH_MACRO_TILE_ASPECT, info->gfx8.tile_aspect, in program_tiling()
455 GRPH_TILE_SPLIT, info->gfx8.tile_split, in program_tiling()
456 GRPH_MICRO_TILE_MODE, info->gfx8.tile_mode, in program_tiling()
457 GRPH_PIPE_CONFIG, info->gfx8.pipe_config, in program_tiling()
458 GRPH_ARRAY_MODE, info->gfx8.array_mode, in program_tiling()
468 GRPH_NUM_BANKS, info->gfx8.num_banks, in program_tiling()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_mem_input_v.c171 set_reg_field_value(value, info->gfx8.num_banks, in program_tiling()
174 set_reg_field_value(value, info->gfx8.bank_width, in program_tiling()
177 set_reg_field_value(value, info->gfx8.bank_height, in program_tiling()
180 set_reg_field_value(value, info->gfx8.tile_aspect, in program_tiling()
183 set_reg_field_value(value, info->gfx8.tile_split, in program_tiling()
186 set_reg_field_value(value, info->gfx8.tile_mode, in program_tiling()
189 set_reg_field_value(value, info->gfx8.pipe_config, in program_tiling()
192 set_reg_field_value(value, info->gfx8.array_mode, in program_tiling()
208 set_reg_field_value(value, info->gfx8.bank_width_c, in program_tiling()
211 set_reg_field_value(value, info->gfx8.bank_height_c, in program_tiling()
[all …]
Ddce110_hw_sequencer.c1912 if (pipe_ctx->plane_state->tiling_info.gfx8.array_mode == DC_ARRAY_LINEAR_GENERAL) in should_enable_fbc()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/
Ddc_hw_types.h377 } gfx8; member
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce60/
Ddce60_hw_sequencer.c105 if (pipe_ctx->plane_state->tiling_info.gfx8.array_mode == DC_ARRAY_LINEAR_GENERAL) in dce60_should_enable_fbc()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm.c3984 tiling_info->gfx8.num_banks = num_banks; in fill_plane_buffer_attributes()
3985 tiling_info->gfx8.array_mode = in fill_plane_buffer_attributes()
3987 tiling_info->gfx8.tile_split = tile_split; in fill_plane_buffer_attributes()
3988 tiling_info->gfx8.bank_width = bankw; in fill_plane_buffer_attributes()
3989 tiling_info->gfx8.bank_height = bankh; in fill_plane_buffer_attributes()
3990 tiling_info->gfx8.tile_aspect = mtaspect; in fill_plane_buffer_attributes()
3991 tiling_info->gfx8.tile_mode = in fill_plane_buffer_attributes()
3995 tiling_info->gfx8.array_mode = DC_ARRAY_1D_TILED_THIN1; in fill_plane_buffer_attributes()
3998 tiling_info->gfx8.pipe_config = in fill_plane_buffer_attributes()