Home
last modified time | relevance | path

Searched refs:mask_set (Results 1 – 8 of 8) sorted by relevance

/kernel/linux/linux-5.10/drivers/pinctrl/mediatek/
Dmtk-eint.c34 .mask_set = 0x0c0,
115 eint->regs->mask_set); in mtk_eint_mask()
220 writel_relaxed(~buf[port], reg + eint->regs->mask_set); in mtk_eint_chip_write_mask()
282 void __iomem *mask_set = eint->base + eint->regs->mask_set; in mtk_eint_hw_init() local
287 writel(0xffffffff, mask_set); in mtk_eint_hw_init()
289 mask_set += 4; in mtk_eint_hw_init()
341 eint->regs->mask_set); in mtk_eint_irq_handler()
Dmtk-eint.h18 unsigned int mask_set; member
Dpinctrl-mtk-common.h170 unsigned int mask_set; member
/kernel/linux/linux-5.10/arch/x86/mm/pat/
Dset_memory.c39 pgprot_t mask_set; member
818 pgprot_val(req_prot) |= pgprot_val(cpa->mask_set); in __should_split_large_page()
1446 pgprot_val(pgprot) |= pgprot_val(cpa->mask_set); in populate_pgd()
1532 pgprot_val(new_prot) |= pgprot_val(cpa->mask_set); in __change_page_attr()
1688 pgprot_t mask_set, pgprot_t mask_clr, in change_page_attr_set_clr() argument
1701 mask_set = canon_pgprot(mask_set); in change_page_attr_set_clr()
1703 if (!pgprot_val(mask_set) && !pgprot_val(mask_clr) && !force_split) in change_page_attr_set_clr()
1737 cpa.mask_set = mask_set; in change_page_attr_set_clr()
1747 checkalias = (pgprot_val(mask_set) | pgprot_val(mask_clr)) != _PAGE_NX; in change_page_attr_set_clr()
1764 cache = !!pgprot2cachemode(mask_set); in change_page_attr_set_clr()
[all …]
/kernel/linux/linux-5.10/arch/sparc/kernel/
Dsun4m_irq.c203 sbus_writel(handler_data->mask, &sun4m_irq_global->mask_set); in sun4m_mask_irq()
413 sbus_writel(SUN4M_INT_E14, &sun4m_irq_global->mask_set); in sun4m_init_timers()
463 sbus_writel(~SUN4M_INT_MASKALL, &sun4m_irq_global->mask_set); in sun4m_init_IRQ()
Dirq.h40 u32 mask_set; member
Dentry.S739 st %l4, [%l5 + 0x0c] ! sun4m_irq_global->mask_set=0x80000000
/kernel/linux/linux-5.10/drivers/net/ethernet/hisilicon/hns/
Dhns_dsaf_main.c798 u32 chnn_num, u32 mask_set) in hns_dsaf_int_xge_msk_set() argument
801 DSAF_XGE_INT_MSK_0_REG + 0x4 * chnn_num, mask_set); in hns_dsaf_int_xge_msk_set()