Home
last modified time | relevance | path

Searched refs:ARR (Results 1 – 19 of 19) sorted by relevance

/third_party/vk-gl-cts/framework/delibs/decpp/
DdeDefs.hpp174 #define DE_ARRAY_BEGIN(ARR) (&(ARR)[0]) argument
177 #define DE_ARRAY_END(ARR) (DE_ARRAY_BEGIN(ARR) + DE_LENGTH_OF_ARRAY(ARR)) argument
/third_party/nghttp2/tests/
Dnghttp2_test_helper.h41 #define ARRLEN(ARR) (sizeof(ARR) / sizeof(ARR[0])) argument
/third_party/mesa3d/src/compiler/glsl/tests/
Dsampler_types_test.cpp39 #define T(TYPE, DIM, DATA_TYPE, ARR, SHAD, COMPS) \ argument
46 ARR; \
/third_party/vk-gl-cts/modules/glshared/
DglsFboUtil.hpp62 #define GLS_ARRAY_RANGE(ARR) { DE_ARRAY_BEGIN(ARR), DE_ARRAY_END(ARR) } argument
/third_party/mesa3d/src/gallium/tests/graw/vertex-shader/
Dvert-arr.txt20 ARR ADDR[0].x, TEMP[0]
/third_party/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_opcode_tmp.h93 OP11(ARR)
Dtgsi_info_opcodes.h62 OPCODE(1, 1, COMP, ARR)
/third_party/skia/third_party/externals/opengl-registry/extensions/NV/
DNV_vertex_program2_option.txt164 <ARLop> ::= "ARR"
247 ABS, ADD, ADDRESS, ALIAS, ARA, ARL, ARR, ATTRIB, BRA, CAL, COS,
328 ARR[C] v a address register load (round)
572 applies to the integer results generated by the ARA, ARL, and ARR
662 - ARR (address register load with round),
738 Section 2.14.5.29, ARR: Address Register Load (with round)
740 The ARR instruction loads a single vector operand and performs a
DNV_vertex_program3.txt192 ABS, ADD, ADDRESS, ALIAS, ARA, ARL, ARR, ATTRIB, BRA, CAL, COS,
312 ARR X - v a address register load (round)
521 applies to the integer results generated by the ARA, ARL, and ARR
DNV_vertex_program2.txt83 * ARR: Operates like ARL, except that float-to-int conversion is done
933 | "ARR" | "ARRC"
1446 ARR[C] v av address register load (with round)
2007 Section 2.14.3.5, ARR: Address Register Load (with round)
2009 The ARR instruction loads a single vector operand and performs a
2012 representable address register components. The ARR instruction applies
2034 The ARR instruction is available only in the VP2 execution environment.
3479 address register and ARA, ARL, and ARR
3494 ARL/ARR/ARA all can update condition code.
3500 "ARR" as using IEEE round to nearest even
/third_party/openGLES/extensions/NV/
DNV_vertex_program2_option.txt164 <ARLop> ::= "ARR"
247 ABS, ADD, ADDRESS, ALIAS, ARA, ARL, ARR, ATTRIB, BRA, CAL, COS,
328 ARR[C] v a address register load (round)
572 applies to the integer results generated by the ARA, ARL, and ARR
662 - ARR (address register load with round),
738 Section 2.14.5.29, ARR: Address Register Load (with round)
740 The ARR instruction loads a single vector operand and performs a
DNV_vertex_program3.txt192 ABS, ADD, ADDRESS, ALIAS, ARA, ARL, ARR, ATTRIB, BRA, CAL, COS,
312 ARR X - v a address register load (round)
521 applies to the integer results generated by the ARA, ARL, and ARR
DNV_vertex_program2.txt83 * ARR: Operates like ARL, except that float-to-int conversion is done
933 | "ARR" | "ARRC"
1446 ARR[C] v av address register load (with round)
2007 Section 2.14.3.5, ARR: Address Register Load (with round)
2009 The ARR instruction loads a single vector operand and performs a
2012 representable address register components. The ARR instruction applies
2034 The ARR instruction is available only in the VP2 execution environment.
3479 address register and ARA, ARL, and ARR
3494 ARL/ARR/ARA all can update condition code.
3500 "ARR" as using IEEE round to nearest even
/third_party/vk-gl-cts/modules/gles3/functional/
Des3fTransformFeedbackTests.cpp1029 #define ITER(ARR) { ARR, DE_LENGTH_OF_ARRAY(ARR) } in iterate() argument
Des3fUniformApiTests.cpp1096 #define ARRAY_CHOICE(ARR) ((ARR)[rnd.getInt(0, DE_LENGTH_OF_ARRAY(ARR)-1)]) in randomFeatures() argument
/third_party/vk-gl-cts/modules/gles2/functional/
Des2fUniformApiTests.cpp926 #define ARRAY_CHOICE(ARR) ((ARR)[rnd.getInt(0, DE_LENGTH_OF_ARRAY(ARR)-1)]) in randomFeatures() argument
/third_party/mesa3d/docs/relnotes/
D7.10.rst159 - r600g: translate ARR instruction for evergreen
2009 - r600g: translate ARR instruction
D19.1.0.rst4561 - tgsi_to_nir: Fix the TGSI ARR translation by converting the result to
/third_party/mesa3d/docs/gallium/
Dtgsi.rst632 .. opcode:: ARR - Address Register Load With Round