| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/ |
| D | ConstrainedOps.def | 58 FUNCTION(ceil, 1, 0, experimental_constrained_ceil, FCEIL)
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 642 FCEIL, FTRUNC, FRINT, FNEARBYINT, FROUND, FFLOOR, enumerator
|
| D | BasicTTIImpl.h | 1266 ISDs.push_back(ISD::FCEIL);
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCTargetTransformInfo.cpp | 313 case Intrinsic::ceil: Opcode = ISD::FCEIL; break; in mightUseCTR()
372 Opcode = ISD::FCEIL; break; in mightUseCTR()
|
| D | PPCISelLowering.cpp | 238 setOperationAction(ISD::FCEIL, MVT::ppcf128, Expand); in PPCTargetLowering()
314 setOperationAction(ISD::FCEIL, MVT::f64, Legal); in PPCTargetLowering()
319 setOperationAction(ISD::FCEIL, MVT::f32, Legal); in PPCTargetLowering()
653 setOperationAction(ISD::FCEIL, VT, Expand); in PPCTargetLowering()
714 setOperationAction(ISD::FCEIL, MVT::v4f32, Legal); in PPCTargetLowering()
793 setOperationAction(ISD::FCEIL, MVT::v2f64, Legal); in PPCTargetLowering()
931 setOperationAction(ISD::FCEIL, MVT::f128, Legal); in PPCTargetLowering()
1091 setOperationAction(ISD::FCEIL, MVT::v4f64, Legal); in PPCTargetLowering()
1096 setOperationAction(ISD::FCEIL, MVT::v4f32, Legal); in PPCTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 205 case ISD::FCEIL: return "fceil"; in getOperationName()
|
| D | LegalizeFloatTypes.cpp | 76 case ISD::FCEIL: R = SoftenFloatRes_FCEIL(N); break; in SoftenFloatResult()
1138 case ISD::FCEIL: ExpandFloatRes_FCEIL(N, Lo, Hi); break; in ExpandFloatResult()
2108 case ISD::FCEIL: in PromoteFloatResult()
|
| D | LegalizeVectorOps.cpp | 429 case ISD::FCEIL: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 81 case ISD::FCEIL: in ScalarizeVectorResult()
874 case ISD::FCEIL: in SplitVectorResult()
2805 case ISD::FCEIL: in WidenVectorResult()
|
| D | LegalizeDAG.cpp | 4013 case ISD::FCEIL: in ConvertNodeToLibcall()
4502 case ISD::FCEIL: in PromoteNode()
|
| D | SelectionDAG.cpp | 4113 case ISD::FCEIL: in isKnownNeverNaN()
4463 case ISD::FCEIL: { in getNode()
4529 case ISD::FCEIL: in getNode()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 99 {ISD::FCEIL, ISD::FFLOOR, ISD::FTRUNC, ISD::FNEARBYINT, ISD::FRINT}) in WebAssemblyTargetLowering()
192 for (auto Op : {ISD::FCEIL, ISD::FFLOOR, ISD::FTRUNC, ISD::FNEARBYINT, in WebAssemblyTargetLowering()
|
| /third_party/mesa3d/src/broadcom/compiler/ |
| D | v3d_compiler.h | 1381 VIR_A_ALU1(FCEIL) in VIR_A_ALU2()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 445 setOperationAction(ISD::FCEIL, MVT::f16, Promote); in AArch64TargetLowering()
478 setOperationAction(ISD::FCEIL, MVT::v4f16, Expand); in AArch64TargetLowering()
485 setOperationAction(ISD::FCEIL, MVT::v8f16, Expand); in AArch64TargetLowering()
509 setOperationAction(ISD::FCEIL, Ty, Legal); in AArch64TargetLowering()
526 setOperationAction(ISD::FCEIL, MVT::f16, Legal); in AArch64TargetLowering()
707 setOperationAction(ISD::FCEIL, MVT::v1f64, Expand); in AArch64TargetLowering()
833 setOperationAction(ISD::FCEIL, Ty, Legal); in AArch64TargetLowering()
843 setOperationAction(ISD::FCEIL, Ty, Legal); in AArch64TargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 752 setOperationAction(ISD::FCEIL, VT, Expand); in initActions()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 250 setOperationAction(ISD::FCEIL, MVT::f32, Legal); in AMDGPUTargetLowering()
407 setOperationAction(ISD::FCEIL, VT, Expand); in AMDGPUTargetLowering()
1136 case ISD::FCEIL: return LowerFCEIL(Op, DAG); in LowerOperation()
|
| D | R600ISelLowering.cpp | 156 setOperationAction(ISD::FCEIL, MVT::f64, Custom); in R600TargetLowering()
|
| D | SIISelLowering.cpp | 430 setOperationAction(ISD::FCEIL, MVT::f64, Legal); in SITargetLowering()
433 setOperationAction(ISD::FCEIL, MVT::f64, Custom); in SITargetLowering()
8616 case ISD::FCEIL: in fp16SrcZerosHighBits()
8764 case ISD::FCEIL: in isCanonicalized()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86ISelDAGToDAG.cpp | 898 case ISD::FCEIL: in PreprocessISelDAG()
914 case ISD::FCEIL: Imm = 0xA; break; in PreprocessISelDAG()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 451 setOperationAction(ISD::FCEIL, VT, Legal); in SystemZTargetLowering()
508 setOperationAction(ISD::FCEIL, MVT::v2f64, Legal); in SystemZTargetLowering()
540 setOperationAction(ISD::FCEIL, MVT::v4f32, Legal); in SystemZTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 464 def fceil : SDNode<"ISD::FCEIL" , SDTFPUnaryOp>;
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/ |
| D | PPCGenFastISel.inc | 417 // FastEmit functions for ISD::FCEIL.
1701 case ISD::FCEIL: return fastEmit_ISD_FCEIL_r(VT, RetVT, Op0, Op0IsKill);
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 806 setOperationAction(ISD::FCEIL, MVT::v2f64, Expand); in ARMTargetLowering()
826 setOperationAction(ISD::FCEIL, MVT::v4f32, Expand); in ARMTargetLowering()
842 setOperationAction(ISD::FCEIL, MVT::v2f32, Expand); in ARMTargetLowering()
971 setOperationAction(ISD::FCEIL, MVT::f64, Expand); in ARMTargetLowering()
1377 setOperationAction(ISD::FCEIL, MVT::f32, Legal); in ARMTargetLowering()
1393 setOperationAction(ISD::FCEIL, MVT::f64, Legal); in ARMTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1484 ISD::FLOG10, ISD::FEXP, ISD::FEXP2, ISD::FCEIL, ISD::FTRUNC, in HexagonTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 549 for (const auto &Op : {ISD::FCEIL, ISD::FFLOOR, ISD::FNEARBYINT, ISD::FRINT, in NVPTXTargetLowering()
|