Searched refs:IsWrite (Results 1 – 8 of 8) sorted by relevance
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Instrumentation/ |
D | AddressSanitizer.cpp | 620 Value *isInterestingMemoryAccess(Instruction *I, bool *IsWrite, 628 Value *Addr, uint32_t TypeSize, bool IsWrite, 632 uint32_t TypeSize, bool IsWrite, 638 bool IsWrite, size_t AccessSizeIndex, 1345 bool *IsWrite, in isInterestingMemoryAccess() argument 1360 *IsWrite = false; in isInterestingMemoryAccess() 1366 *IsWrite = true; in isInterestingMemoryAccess() 1372 *IsWrite = true; in isInterestingMemoryAccess() 1378 *IsWrite = true; in isInterestingMemoryAccess() 1392 *IsWrite = true; in isInterestingMemoryAccess() [all …]
|
D | HWAddressSanitizer.cpp | 210 void instrumentMemAccessInline(Value *Ptr, bool IsWrite, 215 Value *isInterestingMemoryAccess(Instruction *I, bool *IsWrite, 504 bool *IsWrite, in isInterestingMemoryAccess() argument 519 *IsWrite = false; in isInterestingMemoryAccess() 525 *IsWrite = true; in isInterestingMemoryAccess() 531 *IsWrite = true; in isInterestingMemoryAccess() 537 *IsWrite = true; in isInterestingMemoryAccess() 607 void HWAddressSanitizer::instrumentMemAccessInline(Value *Ptr, bool IsWrite, in instrumentMemAccessInline() argument 610 const int64_t AccessInfo = Recover * 0x20 + IsWrite * 0x10 + AccessSizeIndex; in instrumentMemAccessInline() 718 bool IsWrite = false; in instrumentMemAccess() local [all …]
|
D | ThreadSanitizer.cpp | 522 bool IsWrite = isa<StoreInst>(*I); in instrumentLoadOrStore() local 523 Value *Addr = IsWrite in instrumentLoadOrStore() 536 if (IsWrite && isVtableAccess(I)) { in instrumentLoadOrStore() 554 if (!IsWrite && isVtableAccess(I)) { in instrumentLoadOrStore() 560 const unsigned Alignment = IsWrite in instrumentLoadOrStore() 567 OnAccessFunc = IsWrite ? TsanWrite[Idx] : TsanRead[Idx]; in instrumentLoadOrStore() 569 OnAccessFunc = IsWrite ? TsanUnalignedWrite[Idx] : TsanUnalignedRead[Idx]; in instrumentLoadOrStore() 571 if (IsWrite) NumInstrumentedWrites++; in instrumentLoadOrStore()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/ |
D | LoopAccessAnalysis.cpp | 688 bool IsWrite = Access.getInt(); in createCheckForAccess() local 689 RtCheck.insert(TheLoop, Ptr, IsWrite, DepId, ASId, StridesMap, PSE); in createCheckForAccess() 725 bool IsWrite = Accesses.count(MemAccessInfo(Ptr, true)); in canCheckPtrAtRT() local 726 MemAccessInfo Access(Ptr, IsWrite); in canCheckPtrAtRT() 728 if (IsWrite) in canCheckPtrAtRT() 867 bool IsWrite = AC.getInt(); in processMemAccesses() local 871 bool IsReadOnlyPtr = ReadOnlyPtr.count(Ptr) && !IsWrite; in processMemAccesses() 876 assert(((IsReadOnlyPtr && UseDeferred) || IsWrite || in processMemAccesses() 880 MemAccessInfo Access(Ptr, IsWrite); in processMemAccesses() 897 if ((IsWrite || IsReadOnlyPtr) && SetHasWrite) { in processMemAccesses() [all …]
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
D | SystemZISelLowering.cpp | 4065 bool IsWrite = cast<ConstantSDNode>(Op.getOperand(2))->getZExtValue(); in lowerPREFETCH() local 4066 unsigned Code = IsWrite ? SystemZ::PFD_WRITE : SystemZ::PFD_READ; in lowerPREFETCH()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.cpp | 2492 unsigned IsWrite = cast<ConstantSDNode>(Op.getOperand(2))->getZExtValue(); in LowerPREFETCH() local 2508 unsigned PrfOp = (IsWrite << 4) | // Load/Store bit in LowerPREFETCH()
|
/third_party/libabigail/tests/data/test-annotate/ |
D | test15-pr18892.so.abi | 42011 <!-- bool __tsan::Shadow::IsWrite() --> 42012 …<function-decl name='IsWrite' mangled-name='_ZNK6__tsan6Shadow7IsWriteEv' filepath='../../.././lib…
|
/third_party/libabigail/tests/data/test-read-dwarf/ |
D | test15-pr18892.so.abi | 25092 …<function-decl name='IsWrite' mangled-name='_ZNK6__tsan6Shadow7IsWriteEv' filepath='../../.././lib…
|