| /third_party/openssl/crypto/ |
| D | mips_arch.h | 28 # define mfhi(rd,rs,rt) dmuhu rd,rs,rt macro
32 # define mfhi(rd,rs,rt) muhu rd,rs,rt macro
37 # define mfhi(rd,rs,rt) mfhi rd macro
|
| /third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
| D | IceAssemblerMIPS32.h | 207 void mfhi(const Operand *OpRd);
|
| D | IceInstMIPS32.cpp | 863 Asm->mfhi(getDest()); in emitIAS()
|
| D | IceAssemblerMIPS32.cpp | 772 void AssemblerMIPS32::mfhi(const Operand *OpRd) { in mfhi() function in Ice::MIPS32::AssemblerMIPS32
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MicroMipsDSPInstrInfo.td | 139 class MFHI_MM_ENC : POOL32A_1RAC_FMT<"mfhi", 0b00000001>;
345 class MFHI_MM_DESC : MFHI_MM_DESC_BASE<"mfhi", ACC64DSPOpnd, MipsMFHI,
|
| D | MipsSchedule.td | 243 def II_MFHI_MFLO : InstrItinClass; // mfhi and mflo
|
| D | MipsScheduleP5600.td | 180 // clo, clz, di, ei, mfhi, mflo
|
| D | MipsDSPInstrInfo.td | 786 class MFHI_DESC : MFHI_DESC_BASE<"mfhi", ACC64DSPOpnd, MipsMFHI, NoItinerary>;
|
| D | Mips64InstrInfo.td | 333 def MFHI64 : MoveFromLOHI<"mfhi", GPR64Opnd, AC0_64>, MFLO_FM<0x10>,
|
| D | MicroMipsInstrInfo.td | 920 def MFHI_MM : MMRel, MoveFromLOHI<"mfhi", GPR32Opnd, AC0>,
|
| D | MipsScheduleGeneric.td | 182 // mfhi, mflo, movn, mthi, mtlo, rdwhr
|
| D | Mips16InstrInfo.td | 878 def Mfhi16: FRR16_M_ins<0b10000, "mfhi", IIM16Alu> {
|
| D | MipsInstrInfo.td | 2346 def MFHI : MMRel, MoveFromLOHI<"mfhi", GPR32Opnd, AC0>, MFLO_FM<0x10>,
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/ |
| D | MipsGenAsmMatcher.inc | 5042 "mfgc0\005mfhc0\005mfhc1\005mfhc2\006mfhgc0\004mfhi\006mfhi16\004mflo\006"
7014 { 6100 /* mfhi */, Mips::Mfhi16, Convert__Reg1_0, AMFBS_InMips16Mode, { MCK_CPU16Regs }, },
7015 …{ 6100 /* mfhi */, Mips::MFHI, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_No…
7016 …{ 6100 /* mfhi */, Mips::MFHI_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GP…
7017 …{ 6100 /* mfhi */, Mips::MFHI_DSP_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1, AMFBS_InMicroMip…
7018 …{ 6100 /* mfhi */, Mips::MFHI_DSP, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1, AMFBS_HasDSP, { MCK…
10403 …{ 6100 /* mfhi */, 1 /* 0 */, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroM…
10404 { 6100 /* mfhi */, 1 /* 0 */, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },
10405 { 6100 /* mfhi */, 2 /* 1 */, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },
10406 { 6100 /* mfhi */, 1 /* 0 */, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },
[all …]
|