Home
last modified time | relevance | path

Searched refs:qpu_reg (Results 1 – 9 of 9) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/vc4/
Dvc4_qpu.h36 struct qpu_reg { struct
41 static inline struct qpu_reg argument
44 struct qpu_reg r = { in qpu_rn()
52 static inline struct qpu_reg
55 struct qpu_reg r = { in qpu_ra()
63 static inline struct qpu_reg
66 struct qpu_reg r = { in qpu_rb()
74 static inline struct qpu_reg
77 struct qpu_reg r = { in qpu_vary()
85 static inline struct qpu_reg
[all …]
Dvc4_qpu.c33 set_src_raddr(uint64_t inst, struct qpu_reg src) in set_src_raddr()
81 qpu_a_dst(struct qpu_reg dst) in qpu_a_dst()
98 qpu_m_dst(struct qpu_reg dst) in qpu_m_dst()
115 qpu_a_MOV(struct qpu_reg dst, struct qpu_reg src) in qpu_a_MOV()
134 qpu_m_MOV(struct qpu_reg dst, struct qpu_reg src) in qpu_m_MOV()
153 qpu_load_imm_ui(struct qpu_reg dst, uint32_t val) in qpu_load_imm_ui()
168 qpu_load_imm_u2(struct qpu_reg dst, uint32_t val) in qpu_load_imm_u2()
175 qpu_load_imm_i2(struct qpu_reg dst, uint32_t val) in qpu_load_imm_i2()
197 struct qpu_reg dst, struct qpu_reg src0, struct qpu_reg src1) in qpu_a_alu2()
218 struct qpu_reg dst, struct qpu_reg src0, struct qpu_reg src1) in qpu_m_alu2()
[all …]
Dvc4_qpu_emit.c79 swap_file(struct qpu_reg *src) in swap_file()
164 struct qpu_reg dst, in fixup_raddr_conflict()
165 struct qpu_reg *src0, struct qpu_reg *src1, in fixup_raddr_conflict()
227 struct qpu_reg dst) in handle_r4_qpu_write()
242 struct qpu_reg *temp_registers) in vc4_generate_code_block()
297 struct qpu_reg src[ARRAY_SIZE(qinst->src)]; in vc4_generate_code_block()
365 struct qpu_reg dst; in vc4_generate_code_block()
594 struct qpu_reg *temp_registers = vc4_register_allocate(vc4, c); in vc4_generate_code()
Dvc4_register_allocate.c32 static const struct qpu_reg vc4_regs[] = {
249 struct qpu_reg *
255 struct qpu_reg *temp_registers = calloc(c->num_temps, in vc4_register_allocate()
Dvc4_context.h501 struct qpu_reg *vc4_register_allocate(struct vc4_context *vc4, struct vc4_compile *c);
/third_party/mesa3d/src/broadcom/compiler/
Dvir_to_qpu.c28 static inline struct qpu_reg
29 qpu_reg(int index) in qpu_reg() function
31 struct qpu_reg reg = { in qpu_reg()
38 static inline struct qpu_reg
41 struct qpu_reg reg = { in qpu_magic()
94 set_src(struct v3d_qpu_instr *instr, enum v3d_qpu_mux *mux, struct qpu_reg src) in set_src()
188 struct qpu_reg *temp_registers) in v3d_generate_code_block()
205 struct qpu_reg src[ARRAY_SIZE(qinst->src)]; in v3d_generate_code_block()
210 src[i] = qpu_reg(qinst->src[i].index); in v3d_generate_code_block()
219 src[i] = qpu_reg(0); in v3d_generate_code_block()
[all …]
Dv3d_compiler.h145 struct qpu_reg { struct
1175 void v3d_vir_to_qpu(struct v3d_compile *c, struct qpu_reg *temp_registers);
1178 struct qpu_reg *v3d_register_allocate(struct v3d_compile *c);
Dvir_register_allocate.c1077 struct qpu_reg *
1167 struct qpu_reg *temp_registers = NULL; in v3d_register_allocate()
Dnir_to_vir.c4640 struct qpu_reg *temp_registers; in v3d_nir_to_vir()