Home
last modified time | relevance | path

Searched refs:s32 (Results 1 – 25 of 185) sorted by relevance

12345678

/third_party/ffmpeg/libavcodec/arm/
Dfmtconvert_vfp.S55 vcvt.f32.s32 s16, s16
56 vcvt.f32.s32 s17, s17
57 vcvt.f32.s32 s18, s18
58 vcvt.f32.s32 s19, s19
59 vcvt.f32.s32 s20, s20
60 vcvt.f32.s32 s21, s21
61 vcvt.f32.s32 s22, s22
62 vcvt.f32.s32 s23, s23
68 vcvt.f32.s32 s24, s24
69 vcvt.f32.s32 s25, s25
[all …]
Drv34dsp_neon.S39 vadd.s32 q13, q13, q9 @ z3 = 17*block[i+4*1] + 7*block[i+4*3]
40 vsub.s32 q12, q12, q1 @ z2 = 7*block[i+4*1] - 17*block[i+4*3]
41 vadd.s32 q1, q10, q13 @ z0 + z3
42 vadd.s32 q2, q11, q12 @ z1 + z2
43 vsub.s32 q8, q10, q13 @ z0 - z3
44 vsub.s32 q3, q11, q12 @ z1 - z2
49 vmov.s32 d0, #13
50 vadd.s32 q10, q1, q3
51 vsub.s32 q11, q1, q3
52 vshl.s32 q12, q2, #3
[all …]
Dsbcdsp_neon.S67 vpadd.s32 d0, d0, d1
68 vpadd.s32 d1, d2, d3
70 vrshrn.s32 d0, q0, SBC_PROTO_FIXED_SCALE
82 vpadd.s32 d0, d6, d7 /* TODO: can be eliminated */
83 vpadd.s32 d1, d8, d9 /* TODO: can be eliminated */
141 vpadd.s32 d0, d12, d13
142 vpadd.s32 d1, d14, d15
143 vpadd.s32 d2, d16, d17
144 vpadd.s32 d3, d18, d19
146 vrshr.s32 q0, q0, SBC_PROTO_FIXED_SCALE
[all …]
Dint_neon.S40 vpadd.s32 d16, d0, d1
41 vpadd.s32 d17, d2, d3
42 vpadd.s32 d18, d4, d5
43 vpadd.s32 d19, d6, d7
44 vpadd.s32 d0, d16, d17
45 vpadd.s32 d1, d18, d19
46 vpadd.s32 d2, d0, d1
47 vpaddl.s32 d3, d2
Dfmtconvert_neon.S33 vcvt.f32.s32 q3, q1
35 vcvt.f32.s32 q8, q2
42 vcvt.f32.s32 q3, q1
44 vcvt.f32.s32 q8, q2
64 vcvt.f32.s32 q0, q0
65 vcvt.f32.s32 q1, q1
67 vcvt.f32.s32 q2, q2
68 vcvt.f32.s32 q3, q3
82 vcvt.f32.s32 q0, q0
83 vcvt.f32.s32 q1, q1
Dvp3dsp_neon.S133 vshrn.s32 d4, q2, #16
134 vshrn.s32 d5, q3, #16
135 vshrn.s32 d6, q4, #16
136 vshrn.s32 d7, q5, #16
137 vshrn.s32 d8, q6, #16
138 vshrn.s32 d9, q7, #16
149 vshrn.s32 d4, q2, #16
150 vshrn.s32 d5, q3, #16
151 vshrn.s32 d6, q4, #16 // ip[7] * C7
152 vshrn.s32 d7, q5, #16
[all …]
Dlossless_audiodsp_neon.S52 vpadd.s32 d16, d0, d1
53 vpadd.s32 d17, d2, d3
54 vpadd.s32 d18, d4, d5
55 vpadd.s32 d19, d6, d7
56 vpadd.s32 d0, d16, d17
57 vpadd.s32 d1, d18, d19
58 vpadd.s32 d2, d0, d1
59 vpaddl.s32 d3, d2
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsLegalizerInfo.cpp57 const LLT s32 = LLT::scalar(32); in MipsLegalizerInfo() local
67 if (CheckTyN(0, Query, {s32})) in MipsLegalizerInfo()
73 .clampScalar(0, s32, s32); in MipsLegalizerInfo()
76 .lowerFor({{s32, s1}}); in MipsLegalizerInfo()
79 .legalFor({s32}) in MipsLegalizerInfo()
80 .maxScalar(0, s32); in MipsLegalizerInfo()
84 if (CheckTy0Ty1MemSizeAlign(Query, {{s32, p0, 8, ST.hasMips32r6()}, in MipsLegalizerInfo()
85 {s32, p0, 16, ST.hasMips32r6()}, in MipsLegalizerInfo()
86 {s32, p0, 32, ST.hasMips32r6()}, in MipsLegalizerInfo()
98 .minScalar(0, s32); in MipsLegalizerInfo()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMLegalizerInfo.cpp74 const LLT s32 = LLT::scalar(32); in ARMLegalizerInfo() local
85 .legalForCartesianProduct({s8, s16, s32}, {s1, s8, s16}); in ARMLegalizerInfo()
90 .legalFor({s32}) in ARMLegalizerInfo()
91 .minScalar(0, s32); in ARMLegalizerInfo()
95 .legalFor({s32, s64}) in ARMLegalizerInfo()
96 .minScalar(0, s32); in ARMLegalizerInfo()
99 .legalFor({s32}) in ARMLegalizerInfo()
100 .minScalar(0, s32); in ARMLegalizerInfo()
103 .legalFor({{s32, s32}}) in ARMLegalizerInfo()
104 .minScalar(0, s32) in ARMLegalizerInfo()
[all …]
/third_party/ffmpeg/libavresample/arm/
Daudio_convert_neon.S27 vcvt.s32.f32 q8, q0, #31
29 vcvt.s32.f32 q9, q1, #31
34 vqrshrn.s32 d4, q8, #16
36 vcvt.s32.f32 q0, q0, #31
37 vqrshrn.s32 d5, q9, #16
39 vcvt.s32.f32 q1, q1, #31
40 vqrshrn.s32 d6, q0, #16
42 vqrshrn.s32 d7, q1, #16
44 vcvt.s32.f32 q8, q8, #31
46 vcvt.s32.f32 q9, q9, #31
[all …]
/third_party/ffmpeg/libswresample/arm/
Daudio_convert_neon.S28 vcvt.s32.f32 q8, q0, #31
30 vcvt.s32.f32 q9, q1, #31
35 vqrshrn.s32 d4, q8, #16
37 vcvt.s32.f32 q0, q0, #31
38 vqrshrn.s32 d5, q9, #16
40 vcvt.s32.f32 q1, q1, #31
41 vqrshrn.s32 d6, q0, #16
43 vqrshrn.s32 d7, q1, #16
45 vcvt.s32.f32 q8, q8, #31
47 vcvt.s32.f32 q9, q9, #31
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64LegalizerInfo.cpp39 const LLT s32 = LLT::scalar(32); in AArch64LegalizerInfo() local
62 .legalFor({p0, s1, s8, s16, s32, s64, v2s32, v4s32, v2s64}) in AArch64LegalizerInfo()
79 .legalFor({p0, s16, s32, s64, v2s32, v4s32, v2s64}) in AArch64LegalizerInfo()
84 .legalFor({s32, s64, v4s32, v2s32, v2s64}) in AArch64LegalizerInfo()
85 .clampScalar(0, s32, s64) in AArch64LegalizerInfo()
89 .legalFor({s32, s64, v2s32, v4s32, v2s64, v8s16, v16s8}) in AArch64LegalizerInfo()
90 .clampScalar(0, s32, s64) in AArch64LegalizerInfo()
97 .legalFor({{s32, s32}, {s64, s64}, in AArch64LegalizerInfo()
99 .clampScalar(1, s32, s64) in AArch64LegalizerInfo()
100 .clampScalar(0, s32, s64) in AArch64LegalizerInfo()
[all …]
/third_party/libjpeg-turbo/simd/arm/aarch32/
Djsimd_neon.S272 vshl.s32 q3, q3, #13
276 vadd.s32 q1, q3, q2
279 vadd.s32 q1, q1, q6
284 vrshrn.s32 ROW1L, q1, #11
286 vsub.s32 q1, q1, q6
291 vsub.s32 q1, q1, q6
295 vsub.s32 q3, q3, q2
297 vrshrn.s32 ROW6L, q1, #11
299 vadd.s32 q1, q3, q5
301 vsub.s32 q3, q3, q5
[all …]
/third_party/ltp/tools/sparse/sparse-src/validation/linear/
Dshift-assign1.c2 typedef __INT32_TYPE__ s32; typedef
9 s16 s16s32(s16 a, s32 b) { a >>= b; return a; } in s16s32()
14 s32 s32s16(s32 a, s16 b) { a >>= b; return a; } in s32s16()
15 s32 s32s32(s32 a, s32 b) { a >>= b; return a; } in s32s32()
16 s32 s32s64(s32 a, s64 b) { a >>= b; return a; } in s32s64()
17 s32 s32u16(s32 a, u16 b) { a >>= b; return a; } in s32u16()
18 s32 s32u32(s32 a, u32 b) { a >>= b; return a; } in s32u32()
19 s32 s32u64(s32 a, u64 b) { a >>= b; return a; } in s32u64()
21 s64 s64s32(s64 a, s32 b);
27 u16 u16s32(u16 a, s32 b) { a >>= b; return a; } in u16s32()
[all …]
/third_party/openh264/codec/decoder/core/arm/
Dblock_add_neon.S49 vadd.s32 \arg0, \arg4, \arg7 //int16 f[i][0] = e[i][0] + e[i][3];
50 vadd.s32 \arg1, \arg5, \arg6 //int16 f[i][1] = e[i][1] + e[i][2];
51 vsub.s32 \arg2, \arg5, \arg6 //int16 f[i][2] = e[i][1] - e[i][2];
52 vsub.s32 \arg3, \arg4, \arg7 //int16 f[i][3] = e[i][0] - e[i][3];
58 vadd.s32 \arg4, \arg0, \arg2 //int32 e[0][j] = f[0][j] + f[2][j];
59 vsub.s32 \arg5, \arg0, \arg2 //int32 e[1][j] = f[0][j] - f[2][j];
60 vshr.s32 \arg6, \arg1, #1
61 vshr.s32 \arg7, \arg3, #1
62 vsub.s32 \arg6, \arg6, \arg3 //int32 e[2][j] = (f[1][j]>>1) - f[3][j];
63 vadd.s32 \arg7, \arg1, \arg7 //int32 e[3][j] = f[1][j] + (f[3][j]>>1);
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86LegalizerInfo.cpp112 const LLT s32 = LLT::scalar(32); in setLegalizerInfo32bit() local
116 for (auto Ty : {p0, s1, s8, s16, s32}) in setLegalizerInfo32bit()
119 for (auto Ty : {s8, s16, s32, p0}) in setLegalizerInfo32bit()
123 for (auto Ty : {s8, s16, s32}) in setLegalizerInfo32bit()
127 setAction({Op, s32}, Legal); in setLegalizerInfo32bit()
132 for (auto Ty : {s8, s16, s32, p0}) in setLegalizerInfo32bit()
144 setAction({G_PTR_ADD, 1, s32}, Legal); in setLegalizerInfo32bit()
148 .legalForCartesianProduct({s1, s8, s16, s32}, {p0}) in setLegalizerInfo32bit()
149 .maxScalar(0, s32) in setLegalizerInfo32bit()
151 getActionDefinitionsBuilder(G_INTTOPTR).legalFor({{p0, s32}}); in setLegalizerInfo32bit()
[all …]
/third_party/skia/third_party/externals/spirv-cross/shaders-hlsl-no-opt/comp/
Dglsl.std450.fxconly.comp11 ivec4 s32;
31 ires = abs(s32.x);
33 ires = sign(s32.x);
88 ires = min(s32.x, s32.y);
91 ires = max(s32.x, s32.y);
95 ires = clamp(s32.x, s32.y, s32.z);
121 s32 = findLSB(s32);
122 s32 = findLSB(u32);
123 s32 = findMSB(s32);
124 s32 = findMSB(u32);
/third_party/skia/third_party/externals/spirv-cross/shaders-msl-no-opt/comp/
Dglsl.std450.comp11 ivec4 s32;
31 ires = abs(s32.x);
33 ires = sign(s32.x);
88 ires = min(s32.x, s32.y);
91 ires = max(s32.x, s32.y);
95 ires = clamp(s32.x, s32.y, s32.z);
120 s32 = findLSB(s32);
121 s32 = findLSB(u32);
122 s32 = findMSB(s32);
123 s32 = findMSB(u32);
/third_party/skia/third_party/externals/spirv-cross/shaders-no-opt/comp/
Dglsl.std450.comp11 ivec4 s32;
31 ires = abs(s32.x);
33 ires = sign(s32.x);
88 ires = min(s32.x, s32.y);
91 ires = max(s32.x, s32.y);
95 ires = clamp(s32.x, s32.y, s32.z);
120 s32 = findLSB(s32);
121 s32 = findLSB(u32);
122 s32 = findMSB(s32);
123 s32 = findMSB(u32);
/third_party/flutter/skia/third_party/externals/libjpeg-turbo/simd/arm/
Djsimd_neon.S283 vshl.s32 q3, q3, #13
287 vadd.s32 q1, q3, q2
290 vadd.s32 q1, q1, q6
295 vrshrn.s32 ROW1L, q1, #11
297 vsub.s32 q1, q1, q6
302 vsub.s32 q1, q1, q6
306 vsub.s32 q3, q3, q2
308 vrshrn.s32 ROW6L, q1, #11
310 vadd.s32 q1, q3, q5
312 vsub.s32 q3, q3, q5
[all …]
/third_party/ltp/tools/sparse/sparse-src/validation/optim/
Dshift-big.c2 typedef int s32; typedef
4 s32 asr31(s32 a) { return a >> 31; } in asr31()
5 s32 asr32(s32 a) { return a >> 32; } in asr32()
6 s32 asr33(s32 a) { return a >> 33; } in asr33()
/third_party/ffmpeg/libswscale/arm/
Dhscale.S33 vmov.s32 q4, #0 @ val accumulator
34 vmov.s32 q5, #0 @ val accumulator
49 …vpadd.s32 d16, d16, d17 @ horizontal pair adding of the…
50 …vpadd.s32 d17, d18, d19 @ horizontal pair adding of the…
51 …vpadd.s32 d20, d20, d21 @ horizontal pair adding of the…
52 …vpadd.s32 d21, d22, d23 @ horizontal pair adding of the…
53 vadd.s32 q4, q8 @ update val accumulator
54 vadd.s32 q5, q10 @ update val accumulator
60 …vpadd.s32 d8, d8, d9 @ horizontal pair adding of the…
61 …vpadd.s32 d9, d10, d11 @ horizontal pair adding of the…
[all …]
/third_party/ntfs-3g/include/ntfs-3g/
Dendians.h204 #define sle32_to_cpu(x) (s32)__le32_to_cpu((s32)(x))
208 #define sle32_to_cpup(x) (s32)__le32_to_cpu(*(s32*)(x))
224 #define cpu_to_sle32(x) (s32)__cpu_to_le32((s32)(x))
228 #define cpu_to_sle32p(x) (s32)__cpu_to_le32(*(s32*)(x))
244 #define sbe32_to_cpu(x) (s32)__be32_to_cpu((s32)(x))
248 #define sbe32_to_cpup(x) (s32)__be32_to_cpu(*(s32*)(x))
264 #define cpu_to_sbe32(x) (s32)__cpu_to_be32((s32)(x))
268 #define cpu_to_sbe32p(x) (s32)__cpu_to_be32(*(s32*)(x))
282 #define const_sle32_to_cpu(x) ((s32) __constant_le32_to_cpu((le32) x))
298 #define const_sbe32_to_cpu(x) ((s32) __constant_be32_to_cpu((be32) x))
/third_party/skia/third_party/externals/spirv-cross/reference/shaders-no-opt/comp/
Dglsl.std450.comp16 ivec4 s32;
29 _19.ires = abs(_19.s32.x);
31 _19.ires = sign(_19.s32.x);
81 _19.ires = min(_19.s32.x, _19.s32.y);
84 _19.ires = max(_19.s32.x, _19.s32.y);
87 _19.ires = clamp(_19.s32.x, _19.s32.y, _19.s32.z);
107 _19.s32 = findLSB(_19.s32);
108 _19.s32 = findLSB(_19.u32);
109 _19.s32 = findMSB(_19.s32);
110 _19.s32 = findMSB(_19.u32);
/third_party/flutter/skia/third_party/externals/spirv-tools/test/opt/
Dtypes_test.cpp105 auto* s32 = types.back().get(); in TEST() local
117 types.emplace_back(new Vector(s32, 2)); in TEST()
118 types.emplace_back(new Vector(s32, 3)); in TEST()
130 types.emplace_back(new Image(s32, SpvDim2D, 0, 0, 0, 0, SpvImageFormatRg8, in TEST()
133 types.emplace_back(new Image(s32, SpvDim2D, 0, 1, 0, 0, SpvImageFormatRg8, in TEST()
135 types.emplace_back(new Image(s32, SpvDim3D, 0, 1, 0, 0, SpvImageFormatRg8, in TEST()
160 types.emplace_back(new Struct(std::vector<Type*>{s32})); in TEST()
161 types.emplace_back(new Struct(std::vector<Type*>{s32, f32})); in TEST()
178 types.emplace_back(new Function(voidt, {boolt, s32})); in TEST()
179 types.emplace_back(new Function(s32, {boolt, s32})); in TEST()
[all …]

12345678