Home
last modified time | relevance | path

Searched refs:Outs (Results 1 – 25 of 64) sorted by relevance

123

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsCCState.h37 void PreAnalyzeReturnForF128(const SmallVectorImpl<ISD::OutputArg> &Outs);
42 PreAnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs,
59 PreAnalyzeReturnForVectorFloat(const SmallVectorImpl<ISD::OutputArg> &Outs);
89 AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands() argument
93 PreAnalyzeCallOperands(Outs, FuncArgs, Func); in AnalyzeCallOperands()
94 CCState::AnalyzeCallOperands(Outs, Fn); in AnalyzeCallOperands()
104 void AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs,
106 void AnalyzeCallOperands(const SmallVectorImpl<MVT> &Outs,
130 void AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeReturn() argument
132 PreAnalyzeReturnForF128(Outs); in AnalyzeReturn()
[all …]
DMipsCCState.cpp99 const SmallVectorImpl<ISD::OutputArg> &Outs) { in PreAnalyzeReturnForF128() argument
101 for (unsigned i = 0; i < Outs.size(); ++i) { in PreAnalyzeReturnForF128()
121 const SmallVectorImpl<ISD::OutputArg> &Outs) { in PreAnalyzeReturnForVectorFloat() argument
122 for (unsigned i = 0; i < Outs.size(); ++i) { in PreAnalyzeReturnForVectorFloat()
123 ISD::OutputArg Out = Outs[i]; in PreAnalyzeReturnForVectorFloat()
132 const SmallVectorImpl<ISD::OutputArg> &Outs, in PreAnalyzeCallOperands() argument
135 for (unsigned i = 0; i < Outs.size(); ++i) { in PreAnalyzeCallOperands()
136 TargetLowering::ArgListEntry FuncArg = FuncArgs[Outs[i].OrigArgIndex]; in PreAnalyzeCallOperands()
141 CallOperandIsFixed.push_back(Outs[i].IsFixed); in PreAnalyzeCallOperands()
DMipsCallLowering.cpp435 SmallVector<ISD::OutputArg, 8> Outs; in lowerReturn() local
436 subTargetRegTypeForCallingConv(F, RetInfos, OrigArgIndices, Outs); in lowerReturn()
441 CCInfo.AnalyzeReturn(Outs, TLI.CCAssignFnForReturn()); in lowerReturn()
442 setLocInfo(ArgLocs, Outs); in lowerReturn()
602 SmallVector<ISD::OutputArg, 8> Outs; in lowerCall() local
603 subTargetRegTypeForCallingConv(F, ArgInfos, OrigArgIndices, Outs); in lowerCall()
617 CCInfo.AnalyzeCallOperands(Outs, TLI.CCAssignFnForCall(), FuncOrigArgs, Call); in lowerCall()
618 setLocInfo(ArgLocs, Outs); in lowerCall()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DCallingConvLower.cpp100 bool CCState::CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in CheckReturn() argument
103 for (unsigned i = 0, e = Outs.size(); i != e; ++i) { in CheckReturn()
104 MVT VT = Outs[i].VT; in CheckReturn()
105 ISD::ArgFlagsTy ArgFlags = Outs[i].Flags; in CheckReturn()
114 void CCState::AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeReturn() argument
117 for (unsigned i = 0, e = Outs.size(); i != e; ++i) { in AnalyzeReturn()
118 MVT VT = Outs[i].VT; in AnalyzeReturn()
119 ISD::ArgFlagsTy ArgFlags = Outs[i].Flags; in AnalyzeReturn()
127 void CCState::AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands() argument
129 unsigned NumOps = Outs.size(); in AnalyzeCallOperands()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZCallingConv.h58 void AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands() argument
62 for (unsigned i = 0; i < Outs.size(); ++i) in AnalyzeCallOperands()
63 ArgIsFixed.push_back(Outs[i].IsFixed); in AnalyzeCallOperands()
66 for (unsigned i = 0; i < Outs.size(); ++i) in AnalyzeCallOperands()
67 ArgIsShortVector.push_back(IsShortVectorType(Outs[i].ArgVT)); in AnalyzeCallOperands()
69 CCState::AnalyzeCallOperands(Outs, Fn); in AnalyzeCallOperands()
74 void AnalyzeCallOperands(const SmallVectorImpl<MVT> &Outs,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/VE/
DVEISelLowering.cpp43 const SmallVectorImpl<ISD::OutputArg> &Outs, LLVMContext &Context) const { in CanLowerReturn() argument
45 assert(Outs.empty() && "TODO implement return values"); in CanLowerReturn()
52 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn() argument
56 assert(Outs.empty() && "TODO implement return values"); in LowerReturn()
DVEISelLowering.h56 const SmallVectorImpl<ISD::OutputArg> &Outs,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCCCState.cpp17 const SmallVectorImpl<ISD::OutputArg> &Outs) { in PreAnalyzeCallOperands() argument
18 for (const auto &I : Outs) { in PreAnalyzeCallOperands()
DPPCISelLowering.h1041 const SmallVectorImpl<ISD::OutputArg> &Outs,
1124 const SmallVectorImpl<ISD::OutputArg> &Outs,
1128 const SmallVectorImpl<ISD::OutputArg> &Outs,
1161 const SmallVectorImpl<ISD::OutputArg> &Outs,
1170 const SmallVectorImpl<ISD::OutputArg> &Outs,
1179 const SmallVectorImpl<ISD::OutputArg> &Outs,
1188 const SmallVectorImpl<ISD::OutputArg> &Outs,
DPPCCCState.h22 PreAnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs);
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DCallingConvLower.h302 void AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs,
308 bool CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs,
313 void AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs,
323 void AnalyzeArguments(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeArguments() argument
325 AnalyzeCallOperands(Outs, Fn); in AnalyzeArguments()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/
DMSP430ISelLowering.h140 const SmallVectorImpl<ISD::OutputArg> &Outs,
170 const SmallVectorImpl<ISD::OutputArg> &Outs,
174 const SmallVectorImpl<ISD::OutputArg> &Outs,
DMSP430ISelLowering.cpp442 const SmallVectorImpl<ISD::OutputArg> &Outs) { in AnalyzeVarArgs() argument
443 State.AnalyzeCallOperands(Outs, CC_MSP430_AssignStack); in AnalyzeVarArgs()
556 const SmallVectorImpl<ISD::OutputArg> &Outs) { in AnalyzeRetResult() argument
557 State.AnalyzeReturn(Outs, RetCC_MSP430); in AnalyzeRetResult()
590 SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs; in LowerCall() local
609 Outs, OutVals, Ins, dl, DAG, InVals); in LowerCall()
727 const SmallVectorImpl<ISD::OutputArg> &Outs, in CanLowerReturn() argument
731 return CCInfo.CheckReturn(Outs, RetCC_MSP430); in CanLowerReturn()
737 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn() argument
747 if (CallConv == CallingConv::MSP430_INTR && !Outs.empty()) in LowerReturn()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/
DSparcISelLowering.h151 const SmallVectorImpl<ISD::OutputArg> &Outs,
156 const SmallVectorImpl<ISD::OutputArg> &Outs,
161 const SmallVectorImpl<ISD::OutputArg> &Outs,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
DRISCVISelLowering.cpp1658 const SmallVectorImpl<ISD::OutputArg> &Outs, bool IsRet, in analyzeOutputArgs() argument
1660 unsigned NumArgs = Outs.size(); in analyzeOutputArgs()
1663 MVT ArgVT = Outs[i].VT; in analyzeOutputArgs()
1664 ISD::ArgFlagsTy ArgFlags = Outs[i].Flags; in analyzeOutputArgs()
1665 Type *OrigTy = CLI ? CLI->getArgs()[Outs[i].OrigArgIndex].Ty : nullptr; in analyzeOutputArgs()
1669 ArgFlags, CCInfo, Outs[i].IsFixed, IsRet, OrigTy)) { in analyzeOutputArgs()
2029 auto &Outs = CLI.Outs; in isEligibleForTailCallOptimization() local
2060 auto IsCalleeStructRet = Outs.empty() ? false : Outs[0].Flags.isSRet(); in isEligibleForTailCallOptimization()
2086 for (auto &Arg : Outs) in isEligibleForTailCallOptimization()
2099 SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs; in LowerCall() local
[all …]
DRISCVISelLowering.h162 const SmallVectorImpl<ISD::OutputArg> &Outs,
172 const SmallVectorImpl<ISD::OutputArg> &Outs,
175 const SmallVectorImpl<ISD::OutputArg> &Outs,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/
DAVRISelLowering.cpp934 const SmallVectorImpl<ISD::OutputArg> *Outs, in analyzeStandardArguments() argument
948 CCInfo.AnalyzeCallOperands(*Outs, ArgCC_AVR_Vararg); in analyzeStandardArguments()
958 parseExternFuncCallArgs(*Outs, Args); in analyzeStandardArguments()
975 MVT LocVT = (IsCall) ? (*Outs)[pos].VT : (*Ins)[pos].VT; in analyzeStandardArguments()
1010 const SmallVectorImpl<ISD::OutputArg> *Outs, in analyzeBuiltinArguments() argument
1018 CCInfo.AnalyzeCallOperands(*Outs, ArgCC_AVR_BUILTIN_DIV); in analyzeBuiltinArguments()
1020 analyzeStandardArguments(&CLI, F, TD, Outs, Ins, in analyzeBuiltinArguments()
1028 const SmallVectorImpl<ISD::OutputArg> *Outs, in analyzeArguments() argument
1035 analyzeBuiltinArguments(*CLI, F, TD, Outs, Ins, in analyzeArguments()
1041 analyzeStandardArguments(CLI, F, TD, Outs, Ins, in analyzeArguments()
[all …]
DAVRISelLowering.h153 const SmallVectorImpl<ISD::OutputArg> &Outs,
157 const SmallVectorImpl<ISD::OutputArg> &Outs,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyISelLowering.cpp708 SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs; in LowerCall() local
714 if (CallConv == CallingConv::WASM_EmscriptenInvoke && Outs.size() >= 2 && in LowerCall()
715 Outs[0].Flags.isSRet()) { in LowerCall()
716 std::swap(Outs[0], Outs[1]); in LowerCall()
721 for (unsigned I = 0; I < Outs.size(); ++I) { in LowerCall()
722 const ISD::OutputArg &Out = Outs[I]; in LowerCall()
760 for (unsigned I = NumFixedArgs; I < Outs.size(); ++I) { in LowerCall()
761 const ISD::OutputArg &Out = Outs[I]; in LowerCall()
869 const SmallVectorImpl<ISD::OutputArg> &Outs, in CanLowerReturn() argument
872 return Subtarget->hasMultivalue() || Outs.size() <= 1; in CanLowerReturn()
[all …]
DWebAssemblyISelLowering.h85 const SmallVectorImpl<ISD::OutputArg> &Outs,
88 const SmallVectorImpl<ISD::OutputArg> &Outs,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/
DLanaiISelLowering.h116 const SmallVectorImpl<ISD::OutputArg> &Outs,
144 const SmallVectorImpl<ISD::OutputArg> &Outs,
DLanaiISelLowering.cpp413 SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs; in LowerCall() local
428 return LowerCCCCallTo(Chain, Callee, CallConv, IsVarArg, IsTailCall, Outs, in LowerCall()
536 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn() argument
547 CCInfo.AnalyzeReturn(Outs, RetCC_Lanai32); in LowerReturn()
598 bool /*IsTailCall*/, const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerCCCCallTo() argument
616 CCInfo.AnalyzeCallOperands(Outs, CC_Lanai32_VarArg); in LowerCCCCallTo()
619 CCInfo.AnalyzeCallOperands(Outs, CC_Lanai32_Fast); in LowerCCCCallTo()
621 CCInfo.AnalyzeCallOperands(Outs, CC_Lanai32); in LowerCCCCallTo()
629 for (unsigned I = 0, E = Outs.size(); I != E; ++I) { in LowerCCCCallTo()
630 ISD::ArgFlagsTy Flags = Outs[I].Flags; in LowerCCCCallTo()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/
DBPFISelLowering.cpp278 auto &Outs = CLI.Outs; in LowerCall() local
303 CCInfo.AnalyzeCallOperands(Outs, getHasAlu32() ? CC_BPF32 : CC_BPF64); in LowerCall()
307 if (Outs.size() > MaxArgs) in LowerCall()
310 for (auto &Arg : Outs) { in LowerCall()
409 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn() argument
427 CCInfo.AnalyzeReturn(Outs, getHasAlu32() ? RetCC_BPF32 : RetCC_BPF64); in LowerReturn()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/
DARCISelLowering.cpp227 SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs; in LowerCall() local
242 CCInfo.AnalyzeCallOperands(Outs, CC_ARC); in LowerCall()
594 const SmallVectorImpl<ISD::OutputArg> &Outs, LLVMContext &Context) const { in CanLowerReturn() argument
597 if (!CCInfo.CheckReturn(Outs, RetCC_ARC)) in CanLowerReturn()
607 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn() argument
625 CCInfo.AnalyzeReturn(Outs, RetCC_ARC); in LowerReturn()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/XCore/
DXCoreISelLowering.h155 const SmallVectorImpl<ISD::OutputArg> &Outs,
221 const SmallVectorImpl<ISD::OutputArg> &Outs,

123