• Home
  • Raw
  • Download

Lines Matching +full:power +full:- +full:controller

1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car V2H (R8A77920) SoC
8 #include <dt-bindings/clock/r8a7792-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/power/r8a7792-sysc.h>
15 #address-cells = <2>;
16 #size-cells = <2>;
39 compatible = "fixed-clock";
40 #clock-cells = <0>;
42 clock-frequency = <0>;
46 #address-cells = <1>;
47 #size-cells = <0>;
48 enable-method = "renesas,apmu";
52 compatible = "arm,cortex-a15";
54 clock-frequency = <1000000000>;
56 power-domains = <&sysc R8A7792_PD_CA15_CPU0>;
57 next-level-cache = <&L2_CA15>;
62 compatible = "arm,cortex-a15";
64 clock-frequency = <1000000000>;
66 power-domains = <&sysc R8A7792_PD_CA15_CPU1>;
67 next-level-cache = <&L2_CA15>;
70 L2_CA15: cache-controller-0 {
72 cache-unified;
73 cache-level = <2>;
74 power-domains = <&sysc R8A7792_PD_CA15_SCU>;
80 compatible = "fixed-clock";
81 #clock-cells = <0>;
83 clock-frequency = <0>;
87 compatible = "arm,cortex-a15-pmu";
88 interrupts-extended = <&gic GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
90 interrupt-affinity = <&cpu0>, <&cpu1>;
95 compatible = "fixed-clock";
96 #clock-cells = <0>;
98 clock-frequency = <0>;
102 compatible = "simple-bus";
103 interrupt-parent = <&gic>;
105 #address-cells = <2>;
106 #size-cells = <2>;
110 compatible = "renesas,r8a7792-wdt",
111 "renesas,rcar-gen2-wdt";
114 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
120 compatible = "renesas,gpio-r8a7792",
121 "renesas,rcar-gen2-gpio";
124 #gpio-cells = <2>;
125 gpio-controller;
126 gpio-ranges = <&pfc 0 0 29>;
127 #interrupt-cells = <2>;
128 interrupt-controller;
130 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
135 compatible = "renesas,gpio-r8a7792",
136 "renesas,rcar-gen2-gpio";
139 #gpio-cells = <2>;
140 gpio-controller;
141 gpio-ranges = <&pfc 0 32 23>;
142 #interrupt-cells = <2>;
143 interrupt-controller;
145 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
150 compatible = "renesas,gpio-r8a7792",
151 "renesas,rcar-gen2-gpio";
154 #gpio-cells = <2>;
155 gpio-controller;
156 gpio-ranges = <&pfc 0 64 32>;
157 #interrupt-cells = <2>;
158 interrupt-controller;
160 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
165 compatible = "renesas,gpio-r8a7792",
166 "renesas,rcar-gen2-gpio";
169 #gpio-cells = <2>;
170 gpio-controller;
171 gpio-ranges = <&pfc 0 96 28>;
172 #interrupt-cells = <2>;
173 interrupt-controller;
175 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
180 compatible = "renesas,gpio-r8a7792",
181 "renesas,rcar-gen2-gpio";
184 #gpio-cells = <2>;
185 gpio-controller;
186 gpio-ranges = <&pfc 0 128 17>;
187 #interrupt-cells = <2>;
188 interrupt-controller;
190 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
195 compatible = "renesas,gpio-r8a7792",
196 "renesas,rcar-gen2-gpio";
199 #gpio-cells = <2>;
200 gpio-controller;
201 gpio-ranges = <&pfc 0 160 17>;
202 #interrupt-cells = <2>;
203 interrupt-controller;
205 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
210 compatible = "renesas,gpio-r8a7792",
211 "renesas,rcar-gen2-gpio";
214 #gpio-cells = <2>;
215 gpio-controller;
216 gpio-ranges = <&pfc 0 192 17>;
217 #interrupt-cells = <2>;
218 interrupt-controller;
220 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
225 compatible = "renesas,gpio-r8a7792",
226 "renesas,rcar-gen2-gpio";
229 #gpio-cells = <2>;
230 gpio-controller;
231 gpio-ranges = <&pfc 0 224 17>;
232 #interrupt-cells = <2>;
233 interrupt-controller;
235 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
240 compatible = "renesas,gpio-r8a7792",
241 "renesas,rcar-gen2-gpio";
244 #gpio-cells = <2>;
245 gpio-controller;
246 gpio-ranges = <&pfc 0 256 17>;
247 #interrupt-cells = <2>;
248 interrupt-controller;
250 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
255 compatible = "renesas,gpio-r8a7792",
256 "renesas,rcar-gen2-gpio";
259 #gpio-cells = <2>;
260 gpio-controller;
261 gpio-ranges = <&pfc 0 288 17>;
262 #interrupt-cells = <2>;
263 interrupt-controller;
265 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
270 compatible = "renesas,gpio-r8a7792",
271 "renesas,rcar-gen2-gpio";
274 #gpio-cells = <2>;
275 gpio-controller;
276 gpio-ranges = <&pfc 0 320 32>;
277 #interrupt-cells = <2>;
278 interrupt-controller;
280 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
285 compatible = "renesas,gpio-r8a7792",
286 "renesas,rcar-gen2-gpio";
289 #gpio-cells = <2>;
290 gpio-controller;
291 gpio-ranges = <&pfc 0 352 30>;
292 #interrupt-cells = <2>;
293 interrupt-controller;
295 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
300 compatible = "renesas,pfc-r8a7792";
304 cpg: clock-controller@e6150000 {
305 compatible = "renesas,r8a7792-cpg-mssr";
308 clock-names = "extal";
309 #clock-cells = <2>;
310 #power-domain-cells = <0>;
311 #reset-cells = <1>;
315 compatible = "renesas,r8a7792-apmu", "renesas,apmu";
320 rst: reset-controller@e6160000 {
321 compatible = "renesas,r8a7792-rst";
325 sysc: system-controller@e6180000 {
326 compatible = "renesas,r8a7792-sysc";
328 #power-domain-cells = <1>;
331 irqc: interrupt-controller@e61c0000 {
332 compatible = "renesas,irqc-r8a7792", "renesas,irqc";
333 #interrupt-cells = <2>;
334 interrupt-controller;
341 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
346 compatible = "mmio-sram";
348 #address-cells = <1>;
349 #size-cells = <1>;
354 compatible = "mmio-sram";
356 #address-cells = <1>;
357 #size-cells = <1>;
360 smp-sram@0 {
361 compatible = "renesas,smp-sram";
368 compatible = "renesas,i2c-r8a7792",
369 "renesas,rcar-gen2-i2c";
373 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
375 i2c-scl-internal-delay-ns = <6>;
376 #address-cells = <1>;
377 #size-cells = <0>;
382 compatible = "renesas,i2c-r8a7792",
383 "renesas,rcar-gen2-i2c";
387 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
389 i2c-scl-internal-delay-ns = <6>;
390 #address-cells = <1>;
391 #size-cells = <0>;
396 compatible = "renesas,i2c-r8a7792",
397 "renesas,rcar-gen2-i2c";
401 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
403 i2c-scl-internal-delay-ns = <6>;
404 #address-cells = <1>;
405 #size-cells = <0>;
410 compatible = "renesas,i2c-r8a7792",
411 "renesas,rcar-gen2-i2c";
415 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
417 i2c-scl-internal-delay-ns = <6>;
418 #address-cells = <1>;
419 #size-cells = <0>;
424 compatible = "renesas,i2c-r8a7792",
425 "renesas,rcar-gen2-i2c";
429 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
431 i2c-scl-internal-delay-ns = <6>;
432 #address-cells = <1>;
433 #size-cells = <0>;
438 compatible = "renesas,i2c-r8a7792",
439 "renesas,rcar-gen2-i2c";
443 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
445 i2c-scl-internal-delay-ns = <110>;
446 #address-cells = <1>;
447 #size-cells = <0>;
452 #address-cells = <1>;
453 #size-cells = <0>;
454 compatible = "renesas,iic-r8a7792",
455 "renesas,rcar-gen2-iic",
456 "renesas,rmobile-iic";
462 dma-names = "tx", "rx", "tx", "rx";
463 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
468 dmac0: dma-controller@e6700000 {
469 compatible = "renesas,dmac-r8a7792",
470 "renesas,rcar-dmac";
488 interrupt-names = "error",
494 clock-names = "fck";
495 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
497 #dma-cells = <1>;
498 dma-channels = <15>;
501 dmac1: dma-controller@e6720000 {
502 compatible = "renesas,dmac-r8a7792",
503 "renesas,rcar-dmac";
521 interrupt-names = "error",
527 clock-names = "fck";
528 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
530 #dma-cells = <1>;
531 dma-channels = <15>;
535 compatible = "renesas,etheravb-r8a7792",
536 "renesas,etheravb-rcar-gen2";
540 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
542 #address-cells = <1>;
543 #size-cells = <0>;
548 compatible = "renesas,qspi-r8a7792", "renesas,qspi";
554 dma-names = "tx", "rx", "tx", "rx";
555 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
557 num-cs = <1>;
558 #address-cells = <1>;
559 #size-cells = <0>;
564 compatible = "renesas,scif-r8a7792",
565 "renesas,rcar-gen2-scif", "renesas,scif";
570 clock-names = "fck", "brg_int", "scif_clk";
573 dma-names = "tx", "rx", "tx", "rx";
574 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
580 compatible = "renesas,scif-r8a7792",
581 "renesas,rcar-gen2-scif", "renesas,scif";
586 clock-names = "fck", "brg_int", "scif_clk";
589 dma-names = "tx", "rx", "tx", "rx";
590 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
596 compatible = "renesas,scif-r8a7792",
597 "renesas,rcar-gen2-scif", "renesas,scif";
602 clock-names = "fck", "brg_int", "scif_clk";
605 dma-names = "tx", "rx", "tx", "rx";
606 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
612 compatible = "renesas,scif-r8a7792",
613 "renesas,rcar-gen2-scif", "renesas,scif";
618 clock-names = "fck", "brg_int", "scif_clk";
621 dma-names = "tx", "rx", "tx", "rx";
622 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
628 compatible = "renesas,hscif-r8a7792",
629 "renesas,rcar-gen2-hscif", "renesas,hscif";
634 clock-names = "fck", "brg_int", "scif_clk";
637 dma-names = "tx", "rx", "tx", "rx";
638 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
644 compatible = "renesas,hscif-r8a7792",
645 "renesas,rcar-gen2-hscif", "renesas,hscif";
650 clock-names = "fck", "brg_int", "scif_clk";
653 dma-names = "tx", "rx", "tx", "rx";
654 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
660 compatible = "renesas,msiof-r8a7792",
661 "renesas,rcar-gen2-msiof";
667 dma-names = "tx", "rx", "tx", "rx";
668 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
670 #address-cells = <1>;
671 #size-cells = <0>;
676 compatible = "renesas,msiof-r8a7792",
677 "renesas,rcar-gen2-msiof";
683 dma-names = "tx", "rx", "tx", "rx";
684 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
686 #address-cells = <1>;
687 #size-cells = <0>;
692 compatible = "renesas,can-r8a7792",
693 "renesas,rcar-gen2-can";
698 clock-names = "clkp1", "clkp2", "can_clk";
699 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
705 compatible = "renesas,can-r8a7792",
706 "renesas,rcar-gen2-can";
711 clock-names = "clkp1", "clkp2", "can_clk";
712 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
718 compatible = "renesas,vin-r8a7792",
719 "renesas,rcar-gen2-vin";
723 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
729 compatible = "renesas,vin-r8a7792",
730 "renesas,rcar-gen2-vin";
734 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
740 compatible = "renesas,vin-r8a7792",
741 "renesas,rcar-gen2-vin";
745 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
751 compatible = "renesas,vin-r8a7792",
752 "renesas,rcar-gen2-vin";
756 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
762 compatible = "renesas,vin-r8a7792",
763 "renesas,rcar-gen2-vin";
767 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
773 compatible = "renesas,vin-r8a7792",
774 "renesas,rcar-gen2-vin";
778 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
784 compatible = "renesas,sdhi-r8a7792",
785 "renesas,rcar-gen2-sdhi";
790 dma-names = "tx", "rx", "tx", "rx";
792 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
797 gic: interrupt-controller@f1001000 {
798 compatible = "arm,gic-400";
799 #interrupt-cells = <3>;
800 interrupt-controller;
808 clock-names = "clk";
809 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
818 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
827 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
836 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
840 jpu: jpeg-codec@fe980000 {
841 compatible = "renesas,jpu-r8a7792",
842 "renesas,rcar-gen2-jpu";
846 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
851 compatible = "renesas,du-r8a7792";
856 clock-names = "du.0", "du.1";
858 reset-names = "du.0";
862 #address-cells = <1>;
863 #size-cells = <0>;
884 compatible = "renesas,r8a7792-cmt0",
885 "renesas,rcar-gen2-cmt0";
890 clock-names = "fck";
891 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
898 compatible = "renesas,r8a7792-cmt1",
899 "renesas,rcar-gen2-cmt1";
910 clock-names = "fck";
911 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
919 compatible = "arm,armv7-timer";
920 interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,