Searched +full:0 +full:xffe40000 (Results 1 – 7 of 7) sorted by relevance
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/gpu/ |
| D | arm,mali-bifrost.yaml | 81 reg = <0xffe40000 0x10000>;
89 resets = <&reset 0>, <&reset 1>;
|
| /kernel/linux/linux-5.10/sound/soc/sh/ |
| D | hac.c | 29 #define HACCR 0x08
30 #define HACCSAR 0x20
31 #define HACCSDR 0x24
32 #define HACPCML 0x28
33 #define HACPCMR 0x2C
34 #define HACTIER 0x50
35 #define HACTSR 0x54
36 #define HACRIER 0x58
37 #define HACRSR 0x5C
38 #define HACACR 0x60
[all …]
|
| /kernel/linux/linux-5.10/arch/sh/kernel/cpu/sh4a/ |
| D | setup-sh7734.c | 32 DEFINE_RES_MEM(0xffe40000, 0x100),
33 DEFINE_RES_IRQ(evt2irq(0x8c0)),
38 .id = 0,
53 DEFINE_RES_MEM(0xffe41000, 0x100),
54 DEFINE_RES_IRQ(evt2irq(0x8e0)),
74 DEFINE_RES_MEM(0xffe42000, 0x100),
75 DEFINE_RES_IRQ(evt2irq(0x900)),
95 DEFINE_RES_MEM(0xffe43000, 0x100),
96 DEFINE_RES_IRQ(evt2irq(0x920)),
116 DEFINE_RES_MEM(0xffe44000, 0x100),
[all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | r8a7778.dtsi | 26 #size-cells = <0>;
28 cpu@0 {
31 reg = <0>;
47 ranges = <0 0 0x1c000000>;
53 reg = <0xfde00000 0x400>;
59 #size-cells = <0>;
67 reg = <0xfe438000 0x1000>,
68 <0xfe430000 0x100>;
77 reg = <0xfe78001c 4>,
78 <0xfe780010 4>,
[all …]
|
| D | r8a7779.dtsi | 22 #size-cells = <0>;
24 cpu@0 {
27 reg = <0>;
67 reg = <0xf0001000 0x1000>,
68 <0xf0000100 0x100>;
73 reg = <0xf0000200 0x100>;
81 reg = <0xf0000600 0x20>;
89 reg = <0xffc40000 0x2c>;
93 gpio-ranges = <&pfc 0 0 32>;
100 reg = <0xffc41000 0x2c>;
[all …]
|
| /kernel/linux/linux-5.10/arch/arm/ |
| D | Kconfig.debug | 138 0x80000000 | 0xf0000000 | UART0
139 0x80004000 | 0xf0004000 | UART1
140 0x80008000 | 0xf0008000 | UART2
141 0x8000c000 | 0xf000c000 | UART3
142 0x80010000 | 0xf0010000 | UART4
143 0x80014000 | 0xf0014000 | UART5
144 0x80018000 | 0xf0018000 | UART6
145 0x8001c000 | 0xf001c000 | UART7
146 0x80020000 | 0xf0020000 | UART8
147 0x80024000 | 0xf0024000 | UART9
[all …]
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/amlogic/ |
| D | meson-g12-common.dtsi | 100 reg = <0x0 0x05000000 0x0 0x300000>;
106 reg = <0x0 0x05300000 0x0 0x2000000>;
113 size = <0x0 0x10000000>;
114 alignment = <0x0 0x400000>;
131 reg = <0x0 0xfc000000 0x0 0x400000
132 0x0 0xff648000 0x0 0x2000
133 0x0 0xfc400000 0x0 0x200000>;
137 interrupt-map-mask = <0 0 0 0>;
138 interrupt-map = <0 0 0 0 &gic GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
139 bus-range = <0x0 0xff>;
[all …]
|