Searched full:mmus (Results 1 – 25 of 31) sorted by relevance
12
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/iommu/ |
| D | samsung,sysmmu.yaml | 13 Samsung's Exynos architecture contains System MMUs that enables scattered
23 System MMUs are in many to one relation with peripheral devices, i.e. single
24 peripheral device might have multiple System MMUs (usually one for each bus
30 MMUs.
|
| D | ti,omap-iommu.txt | 28 instance number should be 0 for DSP MDMA MMUs and 1 for
29 DSP EDMA MMUs.
42 /* DRA74x DSP2 MMUs */
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/panfrost/ |
| D | panfrost_regs.h | 275 #define AS_COMMAND_UPDATE 0x01 /* Broadcasts the values in AS_TRANSTAB and ASn_MEMATTR to all MMUs…
276 #define AS_COMMAND_LOCK 0x02 /* Issue a lock region command to all MMUs */
277 #define AS_COMMAND_UNLOCK 0x03 /* Issue a flush region command to all MMUs */
278 #define AS_COMMAND_FLUSH 0x04 /* Flush all L2 caches then issue a flush region command to all MMUs
280 …e AS_COMMAND_FLUSH_PT 0x04 /* Flush all L2 caches then issue a flush region command to all MMUs */
282 flush all L2 caches then issue a flush region command to all MMUs */
|
| /kernel/linux/linux-5.10/include/linux/ |
| D | mmu_notifier.h | 89 * accesses to the page through the secondary MMUs and not
623 * This is safe to start by updating the secondary MMUs, because the primary MMU
625 * set_pte_at_notify() has been invoked. Updating the secondary MMUs first is
628 * old page would remain mapped readonly in the secondary MMUs after the new
|
| D | page-flags.h | 665 * through pmd_trans_huge, which in turn guarantees the secondary MMUs
667 * MMUs to call get_user_pages() only once for each compound page and
669 * MMU fault. If there will be a pmd split later, the secondary MMUs
|
| /kernel/linux/linux-5.10/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/ |
| D | mmu_public.h | 53 /*! Invalidate the page table cache of all MMUs
|
| /kernel/linux/linux-5.10/Documentation/arm64/ |
| D | booting.rst | 173 - Caches, MMUs
273 The requirements described above for CPU mode, caches, MMUs, architected
|
| /kernel/linux/linux-5.10/Documentation/translations/zh_CN/arm/ |
| D | Booting | 164 - 缓存，MMUs
|
| /kernel/linux/linux-5.10/arch/sh/mm/ |
| D | Kconfig | 175 This enables 8kB pages as supported by SH-X2 and later MMUs.
|
| /kernel/linux/linux-5.10/arch/powerpc/mm/book3s64/ |
| D | hash_hugetlbpage.c | 3 * PPC64 Huge TLB Page Support for hash based MMUs (POWER4 and later)
|
| D | hash_hugepage.c | 16 * PPC64 THP Support for hash based MMUs
|
| /kernel/linux/linux-5.10/arch/sh/include/asm/ |
| D | pgtable_32.h | 9 * notes on SH-X2 MMUs and 64-bit PTEs):
30 * SH-X2 MMUs and extended PTEs
|
| /kernel/linux/linux-5.10/arch/x86/kvm/mmu/ |
| D | spte.h | 100 * SPTEs used by MMUs without A/D bits are marked with SPTE_AD_DISABLED_MASK;
|
| /kernel/linux/linux-5.10/arch/mips/include/asm/ |
| D | page.h | 160 * On R4000-style MMUs where a TLB entry is mapping a adjacent even / odd
|
| /kernel/linux/linux-5.10/Documentation/arm/ |
| D | booting.rst | 213 - Caches, MMUs
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/remoteproc/ |
| D | ti,omap-remoteproc.yaml | 59 and need the same programming in both the MMUs.
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/ |
| D | nouveau_drm.c | 201 mmus[] = { in nouveau_cli_init() local
252 ret = nvif_mclass(&cli->device.object, mmus); in nouveau_cli_init()
258 ret = nvif_mmu_ctor(&cli->device.object, "drmMmu", mmus[ret].oclass, in nouveau_cli_init()
|
| /kernel/linux/linux-5.10/drivers/scsi/sym53c8xx_2/ |
| D | sym_malloc.c | 45 * with IO MMUs for PCI.
|
| /kernel/linux/linux-5.10/arch/nds32/include/asm/ |
| D | pgtable.h | 197 * any caches such that the MMUs can load it correctly.
|
| /kernel/linux/linux-5.10/arch/xtensa/include/asm/ |
| D | pgtable.h | 198 * On certain configurations of Xtensa MMUs (eg. the initial Linux config),
|
| /kernel/linux/linux-5.10/arch/xtensa/ |
| D | Kconfig | 522 For region protection MMUs:
|
| /kernel/linux/linux-5.10/Documentation/vm/ |
| D | hmm.rst | 330 device's MMUs with the ``mmu_notifier_invalidate_range_start(()`` and
|
| /kernel/linux/linux-5.10/arch/powerpc/mm/nohash/ |
| D | tlb.c | 49 * other sizes not listed here. The .ind field is only used on MMUs that have
|
| /kernel/linux/linux-5.10/arch/powerpc/kernel/ |
| D | head_44x.S | 236 * The Book E MMUs are always on so we don't need to handle
|
| D | head_fsl_booke.S | 346 * The Book E MMUs are always on so we don't need to handle
|
12