Home
last modified time | relevance | path

Searched +full:ufs +full:- +full:2 (Results 1 – 25 of 80) sorted by relevance

1234

/kernel/linux/linux-5.10/Documentation/scsi/
Dufs.rst1 .. SPDX-License-Identifier: GPL-2.0
11 2. UFS Architecture Overview
13 2.2 UFS Transport Protocol(UTP) layer
14 2.3 UFS Interconnect(UIC) Layer
16 3.1 UFS controller initialization
18 3.3 UFS error handling
25 Universal Flash Storage(UFS) is a storage specification for flash devices.
29 is defined by JEDEC Solid State Technology Association. UFS is based
30 on MIPI M-PHY physical layer standard. UFS uses MIPI M-PHY as the
33 The main goals of UFS is to provide:
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/ufs/
Dti,j721e-ufs.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/ufs/ti,j721e-ufs.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI J721e UFS Host Controller Glue Driver
10 - Vignesh Raghavendra <vigneshr@ti.com>
15 - const: ti,j721e-ufs
19 description: address of TI UFS glue registers
23 description: phandle to the M-PHY clock
25 power-domains:
[all …]
Dufshcd-pltfrm.txt1 * Universal Flash Storage (UFS) Host Controller
3 UFSHC nodes are defined to describe on-chip UFS host controllers.
4 Each UFS controller instance should have its own node.
7 - compatible : must contain "jedec,ufs-1.1" or "jedec,ufs-2.0"
10 SoC-specific compatible along with "qcom,ufshc" and
12 "qcom,msm8994-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
13 "qcom,msm8996-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
14 "qcom,msm8998-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
15 "qcom,sdm845-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
16 "qcom,sm8150-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
[all …]
/kernel/linux/linux-5.10/drivers/scsi/ufs/
DKconfig2 # Kernel configuration file for the UFS Host Controller
4 # This code is based on drivers/scsi/ufs/Kconfig
5 # Copyright (C) 2011-2013 Samsung India Software Operations
13 # as published by the Free Software Foundation; either version 2
15 # See the COPYING file in the top-level directory or visit
16 # <http://www.gnu.org/licenses/gpl-2.0.html>
42 This selects the support for UFS devices in Linux, say Y and make
43 sure that you know the name of your UFS host adapter (the card
44 inside your computer that "speaks" the UFS protocol, also
45 called UFS Host Controller), because you will be asked for it.
[all …]
Dufs_quirks.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2014-2016, The Linux Foundation. All rights reserved.
22 * ufs_dev_fix - ufs device quirk info
23 * @card: ufs card details
42 * Some vendor's UFS device sends back to back NACs for the DL data frames
44 * such UFS devices send back to back NAC without waiting for new
51 * - As soon as SW sees the DL NAC error, it should schedule the error handler
52 * - Error handler would sleep for 50ms to see if there are any fatal errors
53 * raised by UFS controller.
54 * - If there are fatal errors then SW does normal error recovery.
[all …]
Dufs-exynos.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * UFS Host Controller driver for Exynos specific extensions
5 * Copyright (C) 2014-2015 Samsung Electronics Co., Ltd.
85 #define UNIPRO_PCLK_PERIOD(ufs) (NSEC_PER_SEC / ufs->pclk_rate) argument
89 /* vendor specific pre-defined parameters */
91 #define FAST 2
93 #define UFS_EXYNOS_LIMIT_NUM_LANES_RX 2
94 #define UFS_EXYNOS_LIMIT_NUM_LANES_TX 2
163 int (*drv_init)(struct device *dev, struct exynos_ufs *ufs);
164 int (*pre_link)(struct exynos_ufs *ufs);
[all …]
Dufs-exynos.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * UFS Host Controller driver for Exynos specific extensions
5 * Copyright (C) 2014-2015 Samsung Electronics Co., Ltd.
19 #include "ufshcd-pltfrm.h"
23 #include "ufs-exynos.h"
51 #define REFCLK_STOP BIT(2)
99 * UFS Protector registers
110 static void exynos_ufs_auto_ctrl_hcc(struct exynos_ufs *ufs, bool en);
111 static void exynos_ufs_ctrl_clkstop(struct exynos_ufs *ufs, bool en);
113 static inline void exynos_ufs_enable_auto_ctrl_hcc(struct exynos_ufs *ufs) in exynos_ufs_enable_auto_ctrl_hcc() argument
[all …]
Dufs-qcom.h1 /* SPDX-License-Identifier: GPL-2.0-only */
2 /* Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.
8 #include <linux/reset-controller.h>
26 /* vendor specific pre-defined parameters */
28 #define FAST 2
30 #define UFS_QCOM_LIMIT_NUM_LANES_RX 2
31 #define UFS_QCOM_LIMIT_NUM_LANES_TX 2
43 /* QCOM UFS host controller vendor specific registers */
62 * QCOM UFS host controller vendor specific registers
68 /* QCOM UFS host controller vendor specific debug registers */
[all …]
Dufshcd.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Copyright (C) 2011-2013 Samsung India Software Operations
5 * Copyright (c) 2013-2016, The Linux Foundation. All rights reserved.
35 #include <linux/keyslot-manager.h>
47 #include "ufs.h"
62 * struct uic_command - UIC command structure
65 * @argument2: UIC command argument 2
90 /* Host <-> Device UniPro Link state */
94 UIC_LINK_HIBERN8_STATE = 2, /* Link is in Hibernate state */
98 #define ufshcd_is_link_off(hba) ((hba)->uic_link_state == UIC_LINK_OFF_STATE)
[all …]
Dufs.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Copyright (C) 2011-2013 Samsung India Software Operations
20 #define QUERY_DESC_MIN_SIZE 2
21 #define QUERY_DESC_HDR_SIZE 2
22 #define QUERY_OSF_SIZE (GENERAL_UPIU_REQUEST_SIZE - \
30 * UFS device may have standard LUs and LUN id could be from 0x00 to
32 * UFS device may also have the Well Known LUs (also referred as W-LU)
33 * which again could be from 0x00 to 0x7F. For W-LUs, device only use
34 * the "Extended Addressing Format" which means the W-LUNs would be
36 * This means max. LUN number reported from UFS device could be 0xC17F.
[all …]
Dcdns-pltfrm.c1 // SPDX-License-Identifier: GPL-2.0
3 * Platform UFS Host driver for Cadence controller
18 #include "ufshcd-pltfrm.h"
26 * cdns_ufs_dme_attr_val - for storing L4 attributes
32 * cdns_ufs_get_l4_attr - get L4 attributes on local side
41 &host->cdns_ufs_dme_attr_val[0]); in cdns_ufs_get_l4_attr()
43 &host->cdns_ufs_dme_attr_val[1]); in cdns_ufs_get_l4_attr()
45 &host->cdns_ufs_dme_attr_val[2]); in cdns_ufs_get_l4_attr()
47 &host->cdns_ufs_dme_attr_val[3]); in cdns_ufs_get_l4_attr()
49 &host->cdns_ufs_dme_attr_val[4]); in cdns_ufs_get_l4_attr()
[all …]
Dufs-qcom.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2013-2016, Linux Foundation. All rights reserved.
12 #include <linux/reset-controller.h>
16 #include "ufshcd-pltfrm.h"
18 #include "ufs-qcom.h"
64 dev_err(hba->dev, "%s: couldn't read PA_CONNECTEDTXDATALANES %d\n", in ufs_qcom_get_connected_tx_lanes()
84 if (optional && err == -ENOENT) { in ufs_qcom_host_clk_get()
89 if (err != -EPROBE_DEFER) in ufs_qcom_host_clk_get()
109 if (!host->is_lane_clks_enabled) in ufs_qcom_disable_lane_clks()
112 clk_disable_unprepare(host->tx_l1_sync_clk); in ufs_qcom_disable_lane_clks()
[all …]
Dufs-hisi.h1 /* SPDX-License-Identifier: GPL-2.0-only */
12 * ufs sysctrl specific define
43 * M-TX Configuration Attributes for Hixxxx
49 * Hixxxx UFS HC specific Registers
69 /* AHIT - Auto-Hibernate Idle Timer */
75 /* vendor specific pre-defined parameters */
77 #define FAST 2
79 #define UFS_HISI_LIMIT_NUM_LANES_RX 2
80 #define UFS_HISI_LIMIT_NUM_LANES_TX 2
107 writel((val), (host)->ufs_sys_ctrl + (reg))
[all …]
Dufshcd.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (C) 2011-2013 Samsung India Software Operations
5 * Copyright (c) 2013-2016, The Linux Foundation. All rights reserved.
17 #include <linux/blk-pm.h>
22 #include "ufs-sysfs.h"
24 #include "ufshcd-crypto.h"
29 #include <trace/events/ufs.h>
53 /* maximum number of link-startup retries */
104 return -EINVAL; in ufshcd_dump_regs()
108 return -ENOMEM; in ufshcd_dump_regs()
[all …]
Dufshcd-crypto.c1 // SPDX-License-Identifier: GPL-2.0
7 #include "ufshcd-crypto.h"
9 /* Blk-crypto modes supported by UFS crypto */
24 u32 slot_offset = hba->crypto_cfg_register + slot * sizeof(*cfg); in ufshcd_program_key()
29 if (hba->vops && hba->vops->program_key) { in ufshcd_program_key()
30 err = hba->vops->program_key(hba, cfg, slot); in ufshcd_program_key()
35 ufshcd_writel(hba, 0, slot_offset + 16 * sizeof(cfg->reg_val[0])); in ufshcd_program_key()
37 ufshcd_writel(hba, le32_to_cpu(cfg->reg_val[i]), in ufshcd_program_key()
38 slot_offset + i * sizeof(cfg->reg_val[0])); in ufshcd_program_key()
41 ufshcd_writel(hba, le32_to_cpu(cfg->reg_val[17]), in ufshcd_program_key()
[all …]
/kernel/linux/linux-5.10/Documentation/ABI/testing/
Dsysfs-driver-ufs3 Contact: linux-scsi@vger.kernel.org
5 This file contains the auto-hibernate idle timer setting of a
6 UFS host controller. A value of '0' means auto-hibernate is not
8 idle time before the UFS host controller will autonomously put
11 10-bit values with a power-of-ten multiplier which allows a
12 maximum value of 102300000. Refer to the UFS Host Controller
18 Description: This file shows the device type. This is one of the UFS
20 the descriptor could be found at UFS specifications 2.1.
27 Description: This file shows the device class. This is one of the UFS
29 the descriptor could be found at UFS specifications 2.1.
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/
Dqcom,qmp-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/phy/qcom,qmp-phy.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Manu Gautam <mgautam@codeaurora.org>
15 controllers on Qualcomm chipsets, such as, PCIe, UFS, and USB.
20 - qcom,ipq8074-qmp-pcie-phy
21 - qcom,ipq8074-qmp-usb3-phy
22 - qcom,msm8996-qmp-pcie-phy
23 - qcom,msm8996-qmp-ufs-phy
[all …]
Dsamsung,ufs-phy.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/phy/samsung,ufs-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung SoC series UFS PHY Device Tree Bindings
10 - Alim Akhtar <alim.akhtar@samsung.com>
13 "#phy-cells":
18 - samsung,exynos7-ufs-phy
23 reg-names:
25 - const: phy-pma
[all …]
/kernel/linux/linux-5.10/drivers/phy/samsung/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
15 tristate "S5P/Exynos SoC series MIPI CSI-2/DSI PHY driver"
21 Support for MIPI CSI-2 and MIPI DSI DPHY found on Samsung S5P
33 tristate "SAMSUNG SoC series UFS PHY driver"
37 Enable this to support the Samsung UFS PHY driver for
38 Samsung SoCs. This driver provides the interface for UFS
77 are available - device and host.
Dphy-samsung-ufs.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * UFS PHY driver for Samsung EXYNOS SoC
14 #define PHY_TRSV_BLK 2
17 #define PHY_APB_ADDR(off) ((off) << 2)
35 /* UFS PHY registers */
48 PWR_DESC_HS = 2,
51 PWR_DESC_SER_B = 2,
54 PWR_DESC_G2 = 2,
72 (((s) & SR_MASK) << 2) | ((m) & MD_MASK))
76 (((s) & SR_MASK) << 2) | PWR_DESC_HS)
[all …]
Dphy-exynos7-ufs.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * UFS PHY driver data for Samsung EXYNOS7 SoC
10 #include "phy-samsung-ufs.h"
40 /* Setting order: 1st(0x16, 2nd(0x15) */
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/
Dqcom,gcc-msm8996.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/clock/qcom,gcc-msm8996.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Stephen Boyd <sboyd@kernel.org>
11 - Taniya Das <tdas@codeaurora.org>
18 - dt-bindings/clock/qcom,gcc-msm8996.h
22 const: qcom,gcc-msm8996
27 - description: XO source
28 - description: Second XO source
[all …]
/kernel/linux/linux-5.10/block/partitions/
DKconfig1 # SPDX-License-Identifier: GPL-2.0
51 RiscOS operating system which runs on Acorn's ARM-based Risc PC
134 partitions from within Linux if you have also said Y to "UFS
142 Minix 2.0.0/2.0.2 subpartition table support for Linux.
143 Say Y here if you want to mount and use Minix 2.0.0/2.0.2
153 partitions from within Linux if you have also said Y to "UFS
161 partition (VTOC - Virtual Table of Contents). Its format is
163 VTOC and further mount UnixWare partitions read-only from within
164 Linux if you have also said Y to "UFS file system support" or
168 Linux box via a removable medium like magneto-optical, ZIP or
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/exynos/
Dexynos7.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 #include <dt-bindings/clock/exynos7-clk.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
14 interrupt-parent = <&gic>;
15 #address-cells = <2>;
16 #size-cells = <2>;
31 arm-pmu {
32 compatible = "arm,cortex-a57-pmu";
37 interrupt-affinity = <&cpu_atlas0>, <&cpu_atlas1>,
43 compatible = "fixed-clock";
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/hisilicon/
Dhi3670.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/clock/hi3670-clock.h>
14 interrupt-parent = <&gic>;
15 #address-cells = <2>;
16 #size-cells = <2>;
19 compatible = "arm,psci-0.2";
24 #address-cells = <2>;
25 #size-cells = <0>;
27 cpu-map {
[all …]

1234