Home
last modified time | relevance | path

Searched full:ufs (Results 1 – 25 of 123) sorted by relevance

12345

/kernel/linux/linux-5.10/drivers/scsi/ufs/
Dufs-exynos.c3 * UFS Host Controller driver for Exynos specific extensions
23 #include "ufs-exynos.h"
99 * UFS Protector registers
110 static void exynos_ufs_auto_ctrl_hcc(struct exynos_ufs *ufs, bool en);
111 static void exynos_ufs_ctrl_clkstop(struct exynos_ufs *ufs, bool en);
113 static inline void exynos_ufs_enable_auto_ctrl_hcc(struct exynos_ufs *ufs) in exynos_ufs_enable_auto_ctrl_hcc() argument
115 exynos_ufs_auto_ctrl_hcc(ufs, true); in exynos_ufs_enable_auto_ctrl_hcc()
118 static inline void exynos_ufs_disable_auto_ctrl_hcc(struct exynos_ufs *ufs) in exynos_ufs_disable_auto_ctrl_hcc() argument
120 exynos_ufs_auto_ctrl_hcc(ufs, false); in exynos_ufs_disable_auto_ctrl_hcc()
124 struct exynos_ufs *ufs, u32 *val) in exynos_ufs_disable_auto_ctrl_hcc_save() argument
[all …]
DKconfig2 # Kernel configuration file for the UFS Host Controller
4 # This code is based on drivers/scsi/ufs/Kconfig
42 This selects the support for UFS devices in Linux, say Y and make
43 sure that you know the name of your UFS host adapter (the card
44 inside your computer that "speaks" the UFS protocol, also
45 called UFS Host Controller), because you will be asked for it.
49 <file:Documentation/scsi/ufs.rst>.
51 (the one containing the directory /) is located on a UFS device.
54 tristate "PCI bus based UFS Controller support"
57 This selects the PCI UFS Host Controller Interface. Select this if
[all …]
Dufs_quirks.h22 * ufs_dev_fix - ufs device quirk info
23 * @card: ufs card details
42 * Some vendor's UFS device sends back to back NACs for the DL data frames
44 * such UFS devices send back to back NAC without waiting for new
53 * raised by UFS controller.
60 * If DL NAC error is seen multiple times with some vendor's UFS devices then
67 * Few Toshiba UFS device models advertise RX_MIN_ACTIVATETIME_CAPABILITY as
69 * from UFS device.
76 * It seems some UFS devices may keep drawing more than sleep current
77 * (atleast for 500us) from UFS rails (especially from VCCQ rail).
[all …]
Dufs-exynos.h3 * UFS Host Controller driver for Exynos specific extensions
85 #define UNIPRO_PCLK_PERIOD(ufs) (NSEC_PER_SEC / ufs->pclk_rate) argument
163 int (*drv_init)(struct device *dev, struct exynos_ufs *ufs);
164 int (*pre_link)(struct exynos_ufs *ufs);
165 int (*post_link)(struct exynos_ufs *ufs);
166 int (*pre_pwr_change)(struct exynos_ufs *ufs,
168 int (*post_pwr_change)(struct exynos_ufs *ufs,
217 #define for_each_ufs_rx_lane(ufs, i) \ argument
218 for (i = (ufs)->rx_sel_idx; \
219 i < (ufs)->rx_sel_idx + (ufs)->avail_ln_rx; i++)
[all …]
DMakefile7 ufs_qcom-y += ufs-qcom.o
8 ufs_qcom-$(CONFIG_SCSI_UFS_CRYPTO) += ufs-qcom-ice.o
9 obj-$(CONFIG_SCSI_UFS_EXYNOS) += ufs-exynos.o
11 ufshcd-core-y += ufshcd.o ufs-sysfs.o
16 obj-$(CONFIG_SCSI_UFS_HISI) += ufs-hisi.o
17 obj-$(CONFIG_SCSI_UFS_MEDIATEK) += ufs-mediatek.o
18 obj-$(CONFIG_SCSI_UFS_TI_J721E) += ti-j721e-ufs.o
Dufs-qcom.h43 /* QCOM UFS host controller vendor specific registers */
62 * QCOM UFS host controller vendor specific registers
68 /* QCOM UFS host controller vendor specific debug registers */
126 /* QCOM UFS debug print bit mask */
159 * Make sure assertion of ufs phy reset is written to in ufs_qcom_assert_reset()
171 * Make sure de-assertion of ufs phy reset is written to in ufs_qcom_deassert_reset()
202 * configuration even after UFS controller core power collapse.
259 /* ufs-qcom-ice.c */
Dufshcd.h47 #include "ufs.h"
127 * UFS Power management levels.
159 * @command_type: SCSI, UFS, Query.
225 * struct ufs_clk_info - UFS clock related info
272 * @get_ufs_hci_version: called to get UFS HCI version
293 * @device_reset: called to issue a reset pulse on the UFS device
341 * struct ufs_clk_gating - UFS clock gating related info
375 * struct ufs_clk_scaling - UFS clock scaling related data
383 * @saved_pwr_info: UFS power mode may also be changed during scaling and this
480 * If UFS host controller is having issue in processing LCC (Line
[all …]
Dcdns-pltfrm.c3 * Platform UFS Host driver for Cadence controller
189 * Some UFS devices have issues if LCC is enabled. in cdns_ufs_link_startup_notify()
198 * Disabling Autohibern8 feature in cadence UFS in cdns_ufs_link_startup_notify()
207 * cdns_ufs_init - performs additional ufs initialization
249 .name = "cdns-ufs-pltfm",
257 .name = "cdns-ufs-pltfm",
304 * cdns_ufs_pltfrm_remove - removes the ufs driver
339 MODULE_DESCRIPTION("Cadence UFS host controller platform driver");
Dti-j721e-ufs.c48 /* Take UFS slave device out of reset */ in ti_j721e_ufs_probe()
79 .compatible = "ti,j721e-ufs",
88 .name = "ti-j721e-ufs",
95 MODULE_DESCRIPTION("TI UFS host controller glue driver");
/kernel/linux/linux-5.10/Documentation/ABI/testing/
Dsysfs-driver-ufs6 UFS host controller. A value of '0' means auto-hibernate is not
8 idle time before the UFS host controller will autonomously put
12 maximum value of 102300000. Refer to the UFS Host Controller
18 Description: This file shows the device type. This is one of the UFS
20 the descriptor could be found at UFS specifications 2.1.
27 Description: This file shows the device class. This is one of the UFS
29 the descriptor could be found at UFS specifications 2.1.
36 Description: This file shows the UFS storage subclass. This is one of
37 the UFS device descriptor parameters. The full information
38 about the descriptor could be found at UFS specifications 2.1.
[all …]
/kernel/linux/linux-5.10/Documentation/scsi/
Dufs.rst11 2. UFS Architecture Overview
13 2.2 UFS Transport Protocol(UTP) layer
14 2.3 UFS Interconnect(UIC) Layer
16 3.1 UFS controller initialization
18 3.3 UFS error handling
25 Universal Flash Storage(UFS) is a storage specification for flash devices.
29 is defined by JEDEC Solid State Technology Association. UFS is based
30 on MIPI M-PHY physical layer standard. UFS uses MIPI M-PHY as the
33 The main goals of UFS is to provide:
37 For UFS version 1.0 and 1.1 the target performance is as follows:
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/ufs/
Dufs-hisi.txt1 * Hisilicon Universal Flash Storage (UFS) Host Controller
3 UFS nodes are defined to describe on-chip UFS hardware macro.
4 Each UFS Host Controller should have its own node.
8 "hisilicon,hi3660-ufs", "jedec,ufs-1.1" for hisi ufs
10 "hisilicon,hi3670-ufs", "jedec,ufs-2.1" for hisi ufs
12 - reg : should contain UFS register address space & UFS SYS CTRL register address,
23 - reset-names : reset node register, the "rst" corresponds to reset the whole UFS IP.
27 ufs: ufs@ff3b0000 {
28 compatible = "hisilicon,hi3660-ufs", "jedec,ufs-1.1";
30 /* 1: UFS SYS CTRL */
Dufshcd-pltfrm.txt1 * Universal Flash Storage (UFS) Host Controller
3 UFSHC nodes are defined to describe on-chip UFS host controllers.
4 Each UFS controller instance should have its own node.
7 - compatible : must contain "jedec,ufs-1.1" or "jedec,ufs-2.0"
12 "qcom,msm8994-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
13 "qcom,msm8996-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
14 "qcom,msm8998-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
15 "qcom,sdm845-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
16 "qcom,sm8150-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
17 - interrupts : <interrupt mapping for UFS host controller IRQ>
[all …]
Dufs-mediatek.txt1 * Mediatek Universal Flash Storage (UFS) Host Controller
3 UFS nodes are defined to describe on-chip UFS hardware macro.
4 Each UFS Host Controller should have its own node.
6 To bind UFS PHY with UFS host controller, the controller node should
7 contain a phandle reference to UFS M-PHY node.
9 Required properties for UFS nodes:
11 "mediatek,mt8183-ufshci" for MediaTek UFS host controller
13 "mediatek,mt8192-ufshci" for MediaTek UFS host controller
15 - reg : Address and length of the UFS register set.
19 order as the clocks property. "ufs" is mandatory.
[all …]
Dufs-qcom.txt1 * Qualcomm Technologies Inc Universal Flash Storage (UFS) PHY
3 UFSPHY nodes are defined to describe on-chip UFS PHY hardware macro.
4 Each UFS PHY node should have its own node.
6 To bind UFS PHY with UFS host controller, the controller node should
7 contain a phandle reference to UFS PHY node.
11 "qcom,ufs-phy-qmp-20nm" for 20nm ufs phy,
12 "qcom,ufs-phy-qmp-14nm" for legacy 14nm ufs phy,
13 "qcom,msm8996-ufs-phy-qmp-14nm" for 14nm ufs phy
30 - vddp-ref-clk-supply : phandle to UFS device ref_clk pad power supply
32 - resets : specifies the PHY reset in the UFS controller
[all …]
Dti,j721e-ufs.yaml4 $id: http://devicetree.org/schemas/ufs/ti,j721e-ufs.yaml#
7 title: TI J721e UFS Host Controller Glue Driver
15 - const: ti,j721e-ufs
19 description: address of TI UFS glue registers
49 "^ufs@[0-9a-f]+$":
52 Cadence UFS controller node must be the child node. Refer
53 Documentation/devicetree/bindings/ufs/cdns,ufshc.txt for binding
67 ufs-wrapper@4e80000 {
68 compatible = "ti,j721e-ufs";
79 ufs@4000 {
[all …]
Dcdns,ufshc.txt1 * Cadence Universal Flash Storage (UFS) Controller
3 UFS nodes are defined to describe on-chip UFS host controllers.
4 Each UFS controller instance should have its own node.
10 "cdns,ufshc-m31-16nm" - CDNS UFS HC + M31 16nm PHY
12 "jedec,ufs-2.0"
14 - reg : Address and length of the UFS register set.
25 ufs@fd030000 {
26 compatible = "cdns,ufshc", "jedec,ufs-2.0";
Dtc-dwc-g210-pltfrm.txt1 * Universal Flash Storage (UFS) DesignWare Host Controller
3 DWC_UFS nodes are defined to describe on-chip UFS host controllers and MPHY.
4 Each UFS controller instance should have its own node.
13 "jedec,ufs-1.1"
14 "jedec,ufs-2.0"
17 - interrupts : <interrupt mapping for UFS host controller IRQ>
20 dwc-ufs@d0000000 {
23 "jedec,ufs-2.0";
/kernel/linux/linux-5.10/fs/ufs/
DKconfig3 tristate "UFS file system support (read only)"
7 OpenBSD and NeXTstep) use a file system called UFS. Some System V
11 experimental "UFS file system write support", below. Please read the
12 file <file:Documentation/admin-guide/ufs.rst> for more information.
26 To compile the UFS file system support as a module, choose M here: the
27 module will be called ufs.
32 bool "UFS file system write support (DANGEROUS)"
35 Say Y here if you want to try writing to UFS partitions. This is
36 experimental, so you should back up your UFS partitions beforehand.
39 bool "UFS debugging"
[all …]
DMakefile3 # Makefile for the Linux ufs filesystem routines.
6 obj-$(CONFIG_UFS_FS) += ufs.o
8 ufs-objs := balloc.o cylinder.o dir.o file.o ialloc.o inode.o \
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/
Dphy-mtk-ufs.txt1 MediaTek Universal Flash Storage (UFS) M-PHY binding
4 UFS M-PHY nodes are defined to describe on-chip UFS M-PHY hardware macro.
5 Each UFS M-PHY node should have its own node.
7 To bind UFS M-PHY with UFS host controller, the controller node should
8 contain a phandle reference to UFS M-PHY node.
10 Required properties for UFS M-PHY nodes:
12 "mediatek,mt8183-ufsphy" for ufs phy
14 - reg : Address and length of the UFS M-PHY register set.
Dqcom,qmp-phy.yaml15 controllers on Qualcomm chipsets, such as, PCIe, UFS, and USB.
23 - qcom,msm8996-qmp-ufs-phy
26 - qcom,msm8998-qmp-ufs-phy
30 - qcom,sdm845-qmp-ufs-phy
32 - qcom,sm8150-qmp-ufs-phy
33 - qcom,sm8250-qmp-ufs-phy
193 - qcom,msm8996-qmp-ufs-phy
204 - description: PHY reset in the UFS controller.
213 - qcom,msm8998-qmp-ufs-phy
214 - qcom,sdm845-qmp-ufs-phy
[all …]
Dsamsung,ufs-phy.yaml4 $id: http://devicetree.org/schemas/phy/samsung,ufs-phy.yaml#
7 title: Samsung SoC series UFS PHY Device Tree Bindings
18 - samsung,exynos7-ufs-phy
44 control pmu registers bits for ufs m-phy
61 ufs_phy: ufs-phy@15571800 {
62 compatible = "samsung,exynos7-ufs-phy";
/kernel/linux/linux-5.10/Documentation/admin-guide/
Dufs.rst2 Using UFS
5 mount -t ufs -o ufstype=type_of_ufs device dir
8 UFS Options
12 UFS is a file system widely used in different operating systems.
15 type of ufs automatically. That's why user must specify type of
16 ufs manually by mount option ufstype. Possible values are:
19 old format of ufs
67 Any ufs bug report you can send to daniel.pirkl@email.cz or
/kernel/linux/linux-5.10/drivers/phy/samsung/
Dphy-samsung-ufs.c3 * UFS PHY driver for Samsung SoC
22 #include "phy-samsung-ufs.h"
197 dev_dbg(phy->dev, "UFS MPHY ref_clk_rate = %ld\n", clk_get_rate(phy->ref_clk)); in samsung_ufs_phy_clks_init()
213 dev_err(ss_phy->dev, "failed to set ufs phy symbol clocks\n"); in samsung_ufs_phy_init()
218 dev_err(ss_phy->dev, "failed to set ufs phy clocks\n"); in samsung_ufs_phy_init()
222 dev_err(ss_phy->dev, "ufs phy calibration failed\n"); in samsung_ufs_phy_init()
323 dev_err(dev, "failed to create PHY for ufs-phy\n"); in samsung_ufs_phy_probe()
348 .compatible = "samsung,exynos7-ufs-phy",
358 .name = "samsung-ufs-phy",
363 MODULE_DESCRIPTION("Samsung SoC UFS PHY Driver");

12345