Searched refs:CLK_TOP_SYSPLL_D5_D2 (Results 1 – 3 of 3) sorted by relevance
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/mediatek/ |
| D | mt8183.dtsi | 475 clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
502 clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
529 clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
542 clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
615 clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
628 clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| D | mt8183-clk.h | 90 #define CLK_TOP_SYSPLL_D5_D2 54 macro
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| D | clk-mt8183.c | 60 FACTOR(CLK_TOP_SYSPLL_D5_D2, "syspll_d5_d2", "syspll_d5", 1,
|