Searched refs:CSR0_STOP (Results 1 – 7 of 7) sorted by relevance
/kernel/linux/linux-5.10/drivers/net/ethernet/amd/ |
D | sun3lance.c | 214 #define CSR0_STOP 0x0004 /* stop (RS) */ macro 333 ioaddr_probe[0] = CSR0_INIT | CSR0_STOP; in lance_probe() 335 if(ioaddr_probe[0] != CSR0_STOP) { in lance_probe() 360 REGA(CSR0) = CSR0_STOP; in lance_probe() 425 REGA(CSR0) = CSR0_STOP; in lance_open() 439 DREG = CSR0_STOP; in lance_open() 534 DREG = CSR0_STOP; in lance_start_xmit() 591 REGA( CSR0 ) = CSR0_STOP; in lance_start_xmit() 709 REGA(CSR0) = CSR0_STOP; in lance_interrupt() 747 REGA(CSR0) = CSR0_STOP; in lance_interrupt() [all …]
|
D | atarilance.c | 314 #define CSR0_STOP 0x0004 /* stop (RS) */ macro 510 ioaddr[0] = CSR0_INIT | CSR0_STOP; in lance_probe1() 511 if (ioaddr[0] != CSR0_STOP) { in lance_probe1() 517 ioaddr[0] = CSR0_STOP; in lance_probe1() 518 if (ioaddr[0] != CSR0_STOP) { in lance_probe1() 538 REGA( CSR0 ) = CSR0_STOP; in lance_probe1() 665 DREG = CSR0_STOP; in lance_open() 738 DREG = CSR0_STOP; in lance_tx_timeout() 873 DREG = csr0 & ~(CSR0_INIT | CSR0_STRT | CSR0_STOP | in lance_interrupt() 1059 DREG = CSR0_STOP; in lance_close() [all …]
|
D | am79c961a.c | 244 …rreg (dev->base_addr, CSR0, CSR0_BABL|CSR0_CERR|CSR0_MISS|CSR0_MERR|CSR0_TINT|CSR0_RINT|CSR0_STOP); in am79c961_init_for_open() 296 write_rreg (dev->base_addr, CSR0, CSR0_STOP); in am79c961_init_for_open() 365 write_rreg (dev->base_addr, CSR0, CSR0_STOP); in am79c961_close() 386 stopped = read_rreg(dev->base_addr, CSR0) & CSR0_STOP; in am79c961_setmulticastlist() 639 write_rreg (dev->base_addr, CSR0, CSR0_STOP); in am79c961_hw_init()
|
D | ni65.h | 32 #define CSR0_STOP 0x0004 /* Stop (RS) */ macro
|
D | am79c961a.h | 30 #define CSR0_STOP 0x0004 macro
|
D | pcnet32.c | 195 #define CSR0_STOP 0x4 macro 763 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); in pcnet32_set_link_ksettings() 889 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* stop the chip */ in pcnet32_set_ringparam() 985 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* stop the chip */ in pcnet32_loopback_test() 999 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* Set STOP bit */ in pcnet32_loopback_test() 1072 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* Set STOP bit */ in pcnet32_loopback_test() 1440 if (!(csr0 & CSR0_STOP)) /* If not stopped */ in pcnet32_get_regs() 1477 if (!(csr0 & CSR0_STOP)) /* If not stopped */ in pcnet32_get_regs() 2419 if (lp->a->read_csr(ioaddr, CSR0) & CSR0_STOP) in pcnet32_restart() 2450 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); in pcnet32_tx_timeout() [all …]
|
D | ni65.c | 273 writereg(CSR0_STOP | CSR0_CLRALL,CSR0); /* STOP */ in ni65_set_performance() 574 writereg(CSR0_CLRALL|CSR0_STOP,CSR0); in ni65_init_lance() 723 writedatareg(CSR0_STOP); in ni65_stop_start()
|