Home
last modified time | relevance | path

Searched refs:GICR_CTLR_ENABLE_LPIS (Results 1 – 3 of 3) sorted by relevance

/kernel/linux/linux-5.10/arch/arm64/kvm/vgic/
Dvgic-mmio-v3.c229 return vgic_cpu->lpis_enabled ? GICR_CTLR_ENABLE_LPIS : 0; in vgic_mmio_read_v3r_ctlr()
243 vgic_cpu->lpis_enabled = val & GICR_CTLR_ENABLE_LPIS; in vgic_mmio_write_v3r_ctlr()
/kernel/linux/linux-5.10/include/linux/irqchip/
Darm-gic-v3.h129 #define GICR_CTLR_ENABLE_LPIS (1UL << 0) macro
/kernel/linux/linux-5.10/drivers/irqchip/
Dirq-gic-v3-its.c2975 if ((val & GICR_CTLR_ENABLE_LPIS) && enabled_lpis_allowed()) { in allocate_lpi_tables()
3047 (val & GICR_CTLR_ENABLE_LPIS)) { in its_cpu_init_lpis()
3117 val |= GICR_CTLR_ENABLE_LPIS; in its_cpu_init_lpis()
5112 if (!(val & GICR_CTLR_ENABLE_LPIS)) in redist_disable_lpis()
5134 val &= ~GICR_CTLR_ENABLE_LPIS; in redist_disable_lpis()
5160 if (readl_relaxed(rbase + GICR_CTLR) & GICR_CTLR_ENABLE_LPIS) { in redist_disable_lpis()