Searched refs:HDP_BASE (Results 1 – 15 of 15) sorted by relevance
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
D | navi14_reg_init.c | 35 adev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i])); in navi14_reg_base_init()
|
D | navi10_reg_init.c | 35 adev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i])); in navi10_reg_base_init()
|
D | navi12_reg_init.c | 35 adev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i])); in navi12_reg_base_init()
|
D | sienna_cichlid_reg_init.c | 36 adev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i])); in sienna_cichlid_reg_base_init()
|
D | arct_reg_init.c | 35 adev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i])); in arct_reg_base_init()
|
D | vega10_reg_init.c | 35 adev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i])); in vega10_reg_base_init()
|
D | vega20_reg_init.c | 35 adev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i])); in vega20_reg_base_init()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/ |
D | navi10_ip_offset.h | 73 static const struct IP_BASE HDP_BASE ={ { { { 0x00000F20, 0, 0, 0, 0, 0 } }, variable
|
D | navi12_ip_offset.h | 102 static const struct IP_BASE HDP_BASE ={ { { { 0x00000F20, 0x0240A400, 0, 0, 0 } }, variable
|
D | vega20_ip_offset.h | 75 static const struct IP_BASE HDP_BASE ={ { { { 0x00000F20, 0, 0, 0, 0, 0 } }, variable
|
D | navi14_ip_offset.h | 102 static const struct IP_BASE HDP_BASE ={ { { { 0x00000F20, 0x0240A400, 0, 0, 0 } }, variable
|
D | sienna_cichlid_ip_offset.h | 102 static const struct IP_BASE HDP_BASE = { { { { 0x00000F20, 0x0240A400, 0, 0, 0 } }, variable
|
D | vega10_ip_offset.h | 158 static const struct IP_BASE HDP_BASE = { { { { 0x00000F20, 0, 0, 0, 0 } }, variable
|
D | renoir_ip_offset.h | 116 static const struct IP_BASE HDP_BASE ={ { { { 0x00000F20, 0x0240A400, 0, 0, 0 } }, variable
|
D | arct_ip_offset.h | 79 static const struct IP_BASE HDP_BASE ={ { { { 0x00000F20, 0x00012520, 0x0040A400, 0, 0, … variable
|