Home
last modified time | relevance | path

Searched refs:INTR_STATUS (Results 1 – 7 of 7) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hwio.h15 #define INTR_STATUS 0x014 macro
Ddpu_hw_interrupts.c199 MDP_SSPP_TOP0_OFF+INTR_STATUS
/kernel/linux/linux-5.10/drivers/i3c/master/
Ddw-i3c-master.c98 #define INTR_STATUS 0x3c macro
624 writel(INTR_ALL, master->regs + INTR_STATUS); in dw_i3c_master_bus_init()
1085 status = readl(master->regs + INTR_STATUS); in dw_i3c_master_irq_handler()
1088 writel(INTR_ALL, master->regs + INTR_STATUS); in dw_i3c_master_irq_handler()
1095 writel(INTR_TRANSFER_ERR_STAT, master->regs + INTR_STATUS); in dw_i3c_master_irq_handler()
1147 writel(INTR_ALL, master->regs + INTR_STATUS); in dw_i3c_probe()
/kernel/linux/linux-5.10/drivers/staging/media/tegra-vde/
Dvde.c33 #define INTR_STATUS 0x18 macro
147 err = readl_relaxed_poll_timeout(vde->bsev + INTR_STATUS, value, in tegra_vde_wait_bsev()
154 err = readl_relaxed_poll_timeout(vde->bsev + INTR_STATUS, value, in tegra_vde_wait_bsev()
164 err = readl_relaxed_poll_timeout(vde->bsev + INTR_STATUS, value, in tegra_vde_wait_bsev()
330 tegra_vde_writel(vde, 0x0003FC00, vde->bsev, INTR_STATUS); in tegra_vde_setup_hw_context()
/kernel/linux/linux-5.10/drivers/mtd/nand/raw/
Ddenali.h208 #define INTR_STATUS(bank) (0x410 + (bank) * 0x50) macro
Dcadence-nand-controller.c65 #define INTR_STATUS 0x0110 macro
726 writel_relaxed(irq_status->status, cdns_ctrl->reg + INTR_STATUS); in cadence_nand_clear_interrupt()
737 irq_status->status = readl_relaxed(cdns_ctrl->reg + INTR_STATUS); in cadence_nand_read_int_status()
1181 writel_relaxed(0xFFFFFFFF, cdns_ctrl->reg + INTR_STATUS); in cadence_nand_hw_init()
Ddenali.c111 iowrite32(irq_status, denali->reg + INTR_STATUS(bank)); in denali_clear_irq()
132 irq_status = ioread32(denali->reg + INTR_STATUS(i)); in denali_isr()