Searched refs:MC (Results 1 – 25 of 81) sorted by relevance
1234
30 Sources of abstracted link state information presented by the MC firmware42 | | MC firmware54 | MC firmware polling MAC PCS for link |62 Depending on an MC firmware configuration setting, each MAC may be in one of two modes:65 the MC firmware by polling the MAC PCS. Without the need to register a69 - DPMAC_LINK_TYPE_PHY: The MC firmware is left waiting for link state update93 dpmac_set_link_state() MC firmware API.107 (3) In order to configure the HW MAC, the MC Firmware API132 | MC Firmware |145 (2) The dpni_enable() MC API called on the associated fsl_mc_device.[all …]
22 A DPAA2 hardware component called the Management Complex (or MC) manages the23 DPAA2 hardware resources. The MC provides an object-based abstraction for25 The MC uses DPAA2 hardware resources such as queues, buffer pools, and28 The MC provides memory-mapped I/O command interfaces (MC portals)48 | | Management Complex (MC) | |61 | -MC portals ... |67 The MC mediates operations such as create, discover,70 the MC and are done directly using memory mapped regions in121 A DPRC has a mappable MMIO region (an MC portal) that can be used122 to send MC commands. It has an interrupt for status events (like[all …]
30 Complex (MC) portals. MC abstracts most of these resources as DPAA2 objects32 hardware resources, like queues, do not have a corresponding MC object and60 | MC hardware portals |131 managed by MC and completely transparent to the Ethernet driver.157 A net device is created for each DPNI object probed on the MC bus. Each DPNI has162 added to a container on the MC bus in one of two ways: statically, through a163 Datapath Layout Binary file (DPL) that is parsed by MC at boot time; or created
48 the MC control register region.53 defining the MC's registers:58 -the second region is the MC control registers. This65 MC address space and the parent system address space.67 The MC address space is defined by 3 components:71 0x0 - MC portals85 the relationship between the Ethernet MACs which belong to the MC142 interrupts for the MC. When there is no translation170 reg = <0x00000008 0x0c000000 0 0x40>, /* MC portal base */171 <0x00000000 0x08340000 0 0x40000>; /* MC control reg */[all …]
11 (MC firmware base address) register can be found.
25 configured via the Management Complex (MC) portals. MC abstracts most of49 | MC hardware portals |86 A device is created for the switch objects probed on the MC bus. Each DPSW91 be added to a container on the MC bus in one of two ways: statically,92 through a Datapath Layout Binary file (DPL) that is parsed by MC at boot
5 * MC firmware uprev; the DPAA2 objects used by the Ethernet Switch driver6 need to be kept in sync with binary interface changes in MC
2 IPMB Driver for a Satellite MC20 Controller or Satellite MC) via IPMB and the device26 IPMB driver for Satellite MC29 ipmb-dev-int - This is the driver needed on a Satellite MC to35 function to set the Satellite MC as an I2C slave.91 If you have multiple BMCs, each connected to your Satellite MC via99 Satellite MC
14 300, 1300, 1400, 400SC, 500SC, 1500SC, 1550, 600SC, 1600SC, 650, 1655MC,96 1655MC HC_SMITYPE_TYPE2
9 MC - Memory controller35 Required properties for MC subnode:37 - reg : First resource shall be the MC PMU resource.38 - enable-bit-index : The bit indicates if the according MC is enabled.
1 NVIDIA Tegra20 MC(Memory Controller)11 - interrupts : Should contain MC General interrupt.
56 #define write_counter(V, MC) writeq(V, MC) argument57 #define read_counter(MC) readq(MC) argument59 #define write_counter(V, MC) writel(V, MC) argument60 #define read_counter(MC) readl(MC) argument
9 using the NXP MC bus driver.
115 - :term:`MC API`;121 MC API129 MC-centric130 :term:`V4L2 Hardware` device driver that requires :term:`MC API`.
9 enum enetc_mac_addr_type {UC, MC, MADDR_TYPE}; enumerator
19 + bool "Management Complex (MC) userspace support"36 +# MC userspace support493 * struct fsl_mc_resource_pool - Pool of MC resources of a given503 + * @local_instance_in_use: local MC I/O instance in use or not504 + * @static_mc_io: pointer to the static MC I/O object580 + * Management Complex (MC) userspace support646 + "Could not allocate MC portal\n");753 * Timeout in milliseconds to wait for the completion of an MC command
7 - interrupts : Should contain MC General interrupt.
2 .. c:namespace:: MC
2 .. c:namespace:: MC.request
13 MC bus.
5 Support for the Memory Controller (MC) devices found on
112 { cpu_coregroup_mask, cpu_core_flags, SD_INIT_NAME(MC) },
58 MC Blocked TLP 088 MC Blocked TLP 0
39 enum { AC1, AC2, AC3, AC4, AC5, AC6, B1, B2, MB, MC, MD }; enumerator51 s16 MC; member782 calib->MC = be16_to_cpu(buf[MC]); in bmp180_read_calib()800 x2 = (calib->MC << 11) / (x1 + calib->MD); in bmp180_compensate_temp()