Home
last modified time | relevance | path

Searched refs:MLX5_BYTE_OFF (Results 1 – 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/ethernet/mellanox/mlx5/core/en/
Dtc_ct.h37 .soffset = MLX5_BYTE_OFF(fte_match_param,\
45 .soffset = MLX5_BYTE_OFF(fte_match_param,\
53 .soffset = MLX5_BYTE_OFF(fte_match_param,\
61 .soffset = MLX5_BYTE_OFF(fte_match_param,\
69 .soffset = MLX5_BYTE_OFF(fte_match_param,\
77 .soffset = MLX5_BYTE_OFF(fte_match_param,\
/kernel/linux/linux-5.10/drivers/net/ethernet/mellanox/mlx5/core/
Den_stats.c481 #define VNIC_ENV_OFF(c) MLX5_BYTE_OFF(query_vnic_env_out, c)
546 #define VPORT_COUNTER_OFF(c) MLX5_BYTE_OFF(query_vport_counter_out, c)
627 MLX5_BYTE_OFF(ppcnt_reg, \
698 MLX5_BYTE_OFF(ppcnt_reg, \
726 MLX5_BYTE_OFF(ppcnt_reg, \
775 MLX5_BYTE_OFF(ppcnt_reg, \
837 MLX5_BYTE_OFF(ppcnt_reg, \
944 MLX5_BYTE_OFF(ppcnt_reg, \
1001 MLX5_BYTE_OFF(mpcnt_reg, counter_set.pcie_perf_cntrs_grp_data_layout.c)
1008 MLX5_BYTE_OFF(mpcnt_reg, counter_set.pcie_perf_cntrs_grp_data_layout.c##_high)
[all …]
Dfs_core.h202 ((MLX5_BYTE_OFF(fte_match_param, MLX5_FTE_MATCH_PARAM_RESERVED) / sizeof(u32)) + \
206 MLX5_BYTE_OFF(fte_match_param, \
Den_tc.c172 .soffset = MLX5_BYTE_OFF(fte_match_param,
2772 MLX5_BYTE_OFF(fte_match_set_lyr_2_4, match_field)}
/kernel/linux/linux-5.10/drivers/infiniband/hw/mlx5/
Dcounters.c18 { .name = #_name, .offset = MLX5_BYTE_OFF(query_q_counter_out, _name)}
41 MLX5_BYTE_OFF(query_cong_statistics_out, _name ## _high)}
71 MLX5_BYTE_OFF(ppcnt_reg, \
Ddevx.c1229 int min_len = MLX5_BYTE_OFF(create_mkey_in, memory_key_mkey_entry) + in devx_handle_mkey_create()
Dqp.c1311 if (qpinlen < rq_pas_size + MLX5_BYTE_OFF(create_qp_in, pas)) in create_raw_packet_qp_rq()
/kernel/linux/linux-5.10/include/linux/mlx5/
Ddevice.h69 #define MLX5_BYTE_OFF(typ, fld) (__mlx5_bit_off(typ, fld) / 8) macro
70 #define MLX5_ADDR_OF(typ, p, fld) ((void *)((uint8_t *)(p) + MLX5_BYTE_OFF(typ, fld)))
/kernel/linux/linux-5.10/drivers/net/ethernet/mellanox/mlx5/core/fpga/
Dtls.c190 MLX5_BYTE_OFF(tls_flow, ipv6)); in mlx5_fpga_tls_flow_to_cmd()