Searched refs:MPLL (Results 1 – 11 of 11) sorted by relevance
/kernel/linux/linux-5.10/include/dt-bindings/clock/ |
D | s3c2410.h | 22 #define MPLL 2 macro
|
D | s3c2412.h | 22 #define MPLL 2 macro
|
D | s3c2443.h | 26 #define MPLL 7 macro
|
/kernel/linux/linux-5.10/drivers/clk/samsung/ |
D | clk-s3c2410.c | 109 ALIAS(MPLL, NULL, "mpll"), 155 [mpll] = PLL(pll_s3c2410_mpll, MPLL, "mpll", "xti", 221 [mpll] = PLL(pll_s3c2440_mpll, MPLL, "mpll", "xti",
|
D | clk-s3c2412.c | 101 PLL(pll_s3c2440_mpll, MPLL, "mpll", "xti", LOCKTIME, MPLLCON, NULL), 155 ALIAS(MPLL, NULL, "mpll"),
|
D | clk-s3c2443.c | 148 ALIAS(MPLL, NULL, "mpll"), 182 PLL(pll_6552_s3c2416, MPLL, "mpll", "mpllref", LOCKCON0, MPLLCON, NULL), 234 PLL(pll_3000, MPLL, "mpll", "mpllref", LOCKCON0, MPLLCON, NULL),
|
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/ |
D | mdio-mux-meson-g12a.txt | 14 * "clkin1" : SoC 50MHz MPLL
|
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/ |
D | mvebu-core-clock.txt | 38 3 = mpll (MPLL Clock)
|
/kernel/linux/linux-5.10/arch/arm/boot/dts/ |
D | exynos5422-odroid-core.dtsi | 41 /* derived from 532MHz MPLL */ 133 /* derived from 532MHz MPLL */ 181 /* derived from 532MHz MPLL */
|
/kernel/linux/linux-5.10/drivers/clk/ingenic/ |
D | jz4780-cgu.c | 301 .pll = DEF_PLL(MPLL),
|
/kernel/linux/patches/linux-5.10/unionpi_tiger_pacth/ |
D | linux-5.10.patch | 24966 +#define SD_EMMC_CLOCK_SRC_MPLL 2 /* MPLL */
|