| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| D | rk3036-cru.h | 13 #define PLL_GPLL 3 macro
|
| D | rk3188-cru-common.h | 14 #define PLL_GPLL 4 macro
|
| D | rk3128-cru.h | 14 #define PLL_GPLL 4 macro
|
| D | rk3228-cru.h | 14 #define PLL_GPLL 4 macro
|
| D | rv1108-cru.h | 13 #define PLL_GPLL 2 macro
|
| D | px30-cru.h | 182 #define PLL_GPLL 1 macro
|
| D | rk3288-cru.h | 14 #define PLL_GPLL 4 macro
|
| D | rk3328-cru.h | 14 #define PLL_GPLL 4 macro
|
| D | rk3368-cru.h | 14 #define PLL_GPLL 5 macro
|
| D | rk3399-cru.h | 15 #define PLL_GPLL 5 macro
|
| /kernel/linux/linux-5.10/drivers/clk/rockchip/ |
| D | clk-rk3188.c | 220 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
231 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
|
| D | clk-rk3036.c | 139 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
|
| D | clk-rk3128.c | 164 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
|
| D | clk-rk3228.c | 174 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(9),
|
| D | clk-rk3328.c | 223 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
|
| D | clk-rv1108.c | 157 [gpll] = PLL(pll_rk3399, PLL_GPLL, "gpll", mux_pll_p, 0, RV1108_PLL_CON(16),
|
| D | clk-rk3368.c | 138 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3368_PLL_CON(16),
|
| D | clk-rk3288.c | 231 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3288_PLL_CON(12),
|
| D | clk-px30.c | 199 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p, 0, PX30_PMU_PLL_CON(0),
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/rockchip/ |
| D | rk3399-gru-scarlet.dtsi | 321 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
| D | rk3399-gru.dtsi | 348 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
| D | rk3328.dtsi | 791 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
798 <&cru PLL_GPLL>, <&xin24m>,
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | rk3188-bqedison2qc.dts | 220 assigned-clocks = <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
| D | rk3066a.dtsi | 210 assigned-clocks = <&cru PLL_CPLL>, <&cru PLL_GPLL>,
|
| D | rk3036.dtsi | 301 assigned-clocks = <&cru PLL_GPLL>;
|