Home
last modified time | relevance | path

Searched refs:RCSR (Results 1 – 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/arch/arm/mach-sa1100/
Dpm.c73 RCSR = RCSR_HWR | RCSR_SWR | RCSR_WDR | RCSR_SMR; in sa11x0_pm_enter()
84 RCSR = RCSR_SMR; in sa11x0_pm_enter()
/kernel/linux/linux-5.10/arch/arm/mach-pxa/
Dpxa25x.c76 RCSR = RCSR_HWR | RCSR_WDR | RCSR_SMR | RCSR_GPR; in pxa25x_cpu_pm_enter()
243 reset_status = RCSR; in pxa25x_init()
Dpxa2xx.c24 RCSR = mask; in pxa2xx_clear_reset_status()
Dpxa27x.c147 RCSR = RCSR_HWR | RCSR_WDR | RCSR_SMR | RCSR_GPR; in pxa27x_cpu_pm_enter()
340 reset_status = RCSR; in pxa27x_init()
Dsharpsl_pm.c591 RCSR = 0x0f; in sharpsl_pm_resume()
/kernel/linux/linux-5.10/arch/arm/mach-sa1100/include/mach/
Dreset.h16 RCSR = mask; in clear_reset_status()
DSA-1100.h1026 #define RCSR __REG(0x90030004) /* RC Status Reg. */ macro
/kernel/linux/linux-5.10/arch/arm/mach-pxa/include/mach/
Dpxa2xx-regs.h32 #define RCSR __REG(0x40F00030) /* Reset Controller Status Register */ macro
/kernel/linux/linux-5.10/drivers/tty/
Dsynclink.c355 #define RCSR 0x24 /* Receive Command/status Register */ macro
515 #define usc_UnlatchRxstatusBits(a,b) usc_OutReg( (a), RCSR, (u16)((b) & RXSTATUS_ALL) )
674 #define usc_RCmd(a,b) usc_OutReg((a), RCSR, (b))
1160 u16 status = usc_InReg( info, RCSR ); in mgsl_isr_receive_status()
1462 status = usc_InReg(info, RCSR); in mgsl_isr_receive_data()
3499 u16 Rscr = usc_InReg( info, RCSR ); in line_info()
5919 if (usc_InReg( info, RCSR ) & (BIT8 | BIT4 | BIT3 | BIT1)) in usc_loopback_frame()