Searched refs:SCLK_I2S1 (Results 1 – 20 of 20) sorted by relevance
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| D | s3c2443.h | 33 #define SCLK_I2S1 19 macro
|
| D | exynos7-clk.h | 117 #define SCLK_I2S1 25 macro
|
| D | rk3188-cru-common.h | 32 #define SCLK_I2S1 76 macro
|
| D | rk3128-cru.h | 29 #define SCLK_I2S1 81 macro
|
| D | rk3228-cru.h | 28 #define SCLK_I2S1 81 macro
|
| D | rv1108-cru.h | 26 #define SCLK_I2S1 76 macro
|
| D | px30-cru.h | 22 #define SCLK_I2S1 20 macro
|
| D | rk3328-cru.h | 31 #define SCLK_I2S1 42 macro
|
| /kernel/linux/linux-5.10/drivers/clk/samsung/ |
| D | clk-s3c2443.c | 294 GATE(SCLK_I2S1, "sclk_i2s1", "div_i2s1", SCLKCON, 5, 0, 0),
|
| D | clk-exynos7.c | 794 GATE(SCLK_I2S1, "sclk_i2s1_user", "sclk_i2s1",
|
| /kernel/linux/linux-5.10/drivers/clk/rockchip/ |
| D | clk-rk3128.c | 373 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| D | clk-rk3228.c | 433 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| D | clk-rk3328.c | 386 GATE(SCLK_I2S1, "clk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| D | clk-rk3188.c | 550 MUX(SCLK_I2S1, "sclk_i2s1", mux_sclk_i2s1_p, 0,
|
| D | clk-rv1108.c | 520 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| D | clk-px30.c | 637 GATE(SCLK_I2S1, "clk_i2s1", "clk_i2s1_mux", CLK_SET_RATE_PARENT,
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | rk3066a.dtsi | 177 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1>;
|
| D | rk322x.dtsi | 157 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/rockchip/ |
| D | rk3328.dtsi | 245 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
746 clocks = <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
|
| D | px30.dtsi | 364 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1>;
|